SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS

The present disclosure relates to a semiconductor device including a semiconductor body including a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate. An active region and a termination region adjacent to the active region are arranged in the epitaxial layer. The t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CATALDO MAZILLO MASSIMO, EL-ZAMMAR, JORGE, HABENICHT SOENKE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CATALDO MAZILLO MASSIMO
EL-ZAMMAR, JORGE
HABENICHT SOENKE
description The present disclosure relates to a semiconductor device including a semiconductor body including a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate. An active region and a termination region adjacent to the active region are arranged in the epitaxial layer. The termination region includes a junction termination extension (JTE) boundary of the first conductivity type. The JTE boundary includes a first layer of a first conductivity type and a second layer of a second conductivity type different from the first conductivity type. The second layer is on top of the first layer. The semiconductor substrate and the epitaxial layer have a second conductivity type. 本公开涉及一种半导体装置,该半导体装置包括半导体主体,该半导体主体包括半导体衬底和形成在半导体衬底上的外延层。有源区和与有源区相邻的端接区布置在外延层中。端接区包括第一导电类型的结端接扩展JTE边界。JTE边界包括第一导电类型的第一层和不同于第一导电类型的第二导电类型的第二层。第二层位于第一层的顶部上。半导体衬底和外延层具有第二导电类型。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118380458A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118380458A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118380458A3</originalsourceid><addsrcrecordid>eNqNykEKwjAQQNFsXIh6h_EAgqUK2YZk2gyYpEzSdlmKxJVood4fs_AArh58_lZ0ER3p4E2vU2AwOJBGGClZINdxGNBA7LlRpWqruC0EnzjcgDwkZEdeJQoeGNtC3IvNY36u-fBzJ44NJm1PeXlPeV3me37lz6R9Vclani9Xqep_ni-a8S9g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS</title><source>esp@cenet</source><creator>CATALDO MAZILLO MASSIMO ; EL-ZAMMAR, JORGE ; HABENICHT SOENKE</creator><creatorcontrib>CATALDO MAZILLO MASSIMO ; EL-ZAMMAR, JORGE ; HABENICHT SOENKE</creatorcontrib><description>The present disclosure relates to a semiconductor device including a semiconductor body including a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate. An active region and a termination region adjacent to the active region are arranged in the epitaxial layer. The termination region includes a junction termination extension (JTE) boundary of the first conductivity type. The JTE boundary includes a first layer of a first conductivity type and a second layer of a second conductivity type different from the first conductivity type. The second layer is on top of the first layer. The semiconductor substrate and the epitaxial layer have a second conductivity type. 本公开涉及一种半导体装置,该半导体装置包括半导体主体,该半导体主体包括半导体衬底和形成在半导体衬底上的外延层。有源区和与有源区相邻的端接区布置在外延层中。端接区包括第一导电类型的结端接扩展JTE边界。JTE边界包括第一导电类型的第一层和不同于第一导电类型的第二导电类型的第二层。第二层位于第一层的顶部上。半导体衬底和外延层具有第二导电类型。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240723&amp;DB=EPODOC&amp;CC=CN&amp;NR=118380458A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240723&amp;DB=EPODOC&amp;CC=CN&amp;NR=118380458A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CATALDO MAZILLO MASSIMO</creatorcontrib><creatorcontrib>EL-ZAMMAR, JORGE</creatorcontrib><creatorcontrib>HABENICHT SOENKE</creatorcontrib><title>SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS</title><description>The present disclosure relates to a semiconductor device including a semiconductor body including a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate. An active region and a termination region adjacent to the active region are arranged in the epitaxial layer. The termination region includes a junction termination extension (JTE) boundary of the first conductivity type. The JTE boundary includes a first layer of a first conductivity type and a second layer of a second conductivity type different from the first conductivity type. The second layer is on top of the first layer. The semiconductor substrate and the epitaxial layer have a second conductivity type. 本公开涉及一种半导体装置,该半导体装置包括半导体主体,该半导体主体包括半导体衬底和形成在半导体衬底上的外延层。有源区和与有源区相邻的端接区布置在外延层中。端接区包括第一导电类型的结端接扩展JTE边界。JTE边界包括第一导电类型的第一层和不同于第一导电类型的第二导电类型的第二层。第二层位于第一层的顶部上。半导体衬底和外延层具有第二导电类型。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNykEKwjAQQNFsXIh6h_EAgqUK2YZk2gyYpEzSdlmKxJVood4fs_AArh58_lZ0ER3p4E2vU2AwOJBGGClZINdxGNBA7LlRpWqruC0EnzjcgDwkZEdeJQoeGNtC3IvNY36u-fBzJ44NJm1PeXlPeV3me37lz6R9Vclani9Xqep_ni-a8S9g</recordid><startdate>20240723</startdate><enddate>20240723</enddate><creator>CATALDO MAZILLO MASSIMO</creator><creator>EL-ZAMMAR, JORGE</creator><creator>HABENICHT SOENKE</creator><scope>EVB</scope></search><sort><creationdate>20240723</creationdate><title>SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS</title><author>CATALDO MAZILLO MASSIMO ; EL-ZAMMAR, JORGE ; HABENICHT SOENKE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118380458A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CATALDO MAZILLO MASSIMO</creatorcontrib><creatorcontrib>EL-ZAMMAR, JORGE</creatorcontrib><creatorcontrib>HABENICHT SOENKE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CATALDO MAZILLO MASSIMO</au><au>EL-ZAMMAR, JORGE</au><au>HABENICHT SOENKE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS</title><date>2024-07-23</date><risdate>2024</risdate><abstract>The present disclosure relates to a semiconductor device including a semiconductor body including a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate. An active region and a termination region adjacent to the active region are arranged in the epitaxial layer. The termination region includes a junction termination extension (JTE) boundary of the first conductivity type. The JTE boundary includes a first layer of a first conductivity type and a second layer of a second conductivity type different from the first conductivity type. The second layer is on top of the first layer. The semiconductor substrate and the epitaxial layer have a second conductivity type. 本公开涉及一种半导体装置,该半导体装置包括半导体主体,该半导体主体包括半导体衬底和形成在半导体衬底上的外延层。有源区和与有源区相邻的端接区布置在外延层中。端接区包括第一导电类型的结端接扩展JTE边界。JTE边界包括第一导电类型的第一层和不同于第一导电类型的第二导电类型的第二层。第二层位于第一层的顶部上。半导体衬底和外延层具有第二导电类型。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN118380458A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE WITH IMPROVED SURFACE CHARGE CONTROL IN TERMINATION REGIONS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T19%3A13%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CATALDO%20MAZILLO%20MASSIMO&rft.date=2024-07-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118380458A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true