Counter circuit in CMOS image sensor
The invention discloses a counter circuit in a CMOS (Complementary Metal Oxide Semiconductor) image sensor, which is characterized in that Colen1 represents the total counting time of reset quantization, and Colen2 represents the total counting time of photoelectric conversion signal quantization; t...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | XING DONGYANG LU JUNGE |
description | The invention discloses a counter circuit in a CMOS (Complementary Metal Oxide Semiconductor) image sensor, which is characterized in that Colen1 represents the total counting time of reset quantization, and Colen2 represents the total counting time of photoelectric conversion signal quantization; the comparator (Comparator) outputs two pulse signals (Compout), the widths of the two pulse signals (Compout) are x1 and x2 respectively, and the counter outputs high count at the comparator; when the counter is in a reset stage, the comparator outputs a low count, and when the counter is in a signal stage of photoelectric conversion, the comparator outputs a high count; or in a reset stage, the comparator outputs a high count, and in a photoelectric conversion signal stage, the comparator outputs a low count, that is, new counting control signals compout1 and compout2 are used for controlling the counting interval of the counter. The counter circuit does not comprise a BWI module, so that the circuit structure is |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN118075634A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN118075634A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN118075634A3</originalsourceid><addsrcrecordid>eNrjZFBxzi_NK0ktUkjOLEouzSxRyMxTcPb1D1bIzE1MT1UoTs0rzi_iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhhYG5qZmxiaOxsSoAQDOACYq</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Counter circuit in CMOS image sensor</title><source>esp@cenet</source><creator>XING DONGYANG ; LU JUNGE</creator><creatorcontrib>XING DONGYANG ; LU JUNGE</creatorcontrib><description>The invention discloses a counter circuit in a CMOS (Complementary Metal Oxide Semiconductor) image sensor, which is characterized in that Colen1 represents the total counting time of reset quantization, and Colen2 represents the total counting time of photoelectric conversion signal quantization; the comparator (Comparator) outputs two pulse signals (Compout), the widths of the two pulse signals (Compout) are x1 and x2 respectively, and the counter outputs high count at the comparator; when the counter is in a reset stage, the comparator outputs a low count, and when the counter is in a signal stage of photoelectric conversion, the comparator outputs a high count; or in a reset stage, the comparator outputs a high count, and in a photoelectric conversion signal stage, the comparator outputs a low count, that is, new counting control signals compout1 and compout2 are used for controlling the counting interval of the counter. The counter circuit does not comprise a BWI module, so that the circuit structure is</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; PULSE TECHNIQUE</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240524&DB=EPODOC&CC=CN&NR=118075634A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240524&DB=EPODOC&CC=CN&NR=118075634A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XING DONGYANG</creatorcontrib><creatorcontrib>LU JUNGE</creatorcontrib><title>Counter circuit in CMOS image sensor</title><description>The invention discloses a counter circuit in a CMOS (Complementary Metal Oxide Semiconductor) image sensor, which is characterized in that Colen1 represents the total counting time of reset quantization, and Colen2 represents the total counting time of photoelectric conversion signal quantization; the comparator (Comparator) outputs two pulse signals (Compout), the widths of the two pulse signals (Compout) are x1 and x2 respectively, and the counter outputs high count at the comparator; when the counter is in a reset stage, the comparator outputs a low count, and when the counter is in a signal stage of photoelectric conversion, the comparator outputs a high count; or in a reset stage, the comparator outputs a high count, and in a photoelectric conversion signal stage, the comparator outputs a low count, that is, new counting control signals compout1 and compout2 are used for controlling the counting interval of the counter. The counter circuit does not comprise a BWI module, so that the circuit structure is</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBxzi_NK0ktUkjOLEouzSxRyMxTcPb1D1bIzE1MT1UoTs0rzi_iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhhYG5qZmxiaOxsSoAQDOACYq</recordid><startdate>20240524</startdate><enddate>20240524</enddate><creator>XING DONGYANG</creator><creator>LU JUNGE</creator><scope>EVB</scope></search><sort><creationdate>20240524</creationdate><title>Counter circuit in CMOS image sensor</title><author>XING DONGYANG ; LU JUNGE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN118075634A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>XING DONGYANG</creatorcontrib><creatorcontrib>LU JUNGE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XING DONGYANG</au><au>LU JUNGE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Counter circuit in CMOS image sensor</title><date>2024-05-24</date><risdate>2024</risdate><abstract>The invention discloses a counter circuit in a CMOS (Complementary Metal Oxide Semiconductor) image sensor, which is characterized in that Colen1 represents the total counting time of reset quantization, and Colen2 represents the total counting time of photoelectric conversion signal quantization; the comparator (Comparator) outputs two pulse signals (Compout), the widths of the two pulse signals (Compout) are x1 and x2 respectively, and the counter outputs high count at the comparator; when the counter is in a reset stage, the comparator outputs a low count, and when the counter is in a signal stage of photoelectric conversion, the comparator outputs a high count; or in a reset stage, the comparator outputs a high count, and in a photoelectric conversion signal stage, the comparator outputs a low count, that is, new counting control signals compout1 and compout2 are used for controlling the counting interval of the counter. The counter circuit does not comprise a BWI module, so that the circuit structure is</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN118075634A |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY PICTORIAL COMMUNICATION, e.g. TELEVISION PULSE TECHNIQUE |
title | Counter circuit in CMOS image sensor |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T07%3A29%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XING%20DONGYANG&rft.date=2024-05-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN118075634A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |