System and method for computing acceleration
Systems and methods for compute acceleration are described. The system may include a host processor; a host memory connected to the host processor; and a storage device connected to the host processor. The accelerator may be in communication with the host processor. The accelerator may generate an o...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Systems and methods for compute acceleration are described. The system may include a host processor; a host memory connected to the host processor; and a storage device connected to the host processor. The accelerator may be in communication with the host processor. The accelerator may generate an output. The accelerator may also include a local memory, which may include a first region and a second region. A first region of a local memory of the accelerator may support a first mode, and a second region of the local memory of the accelerator may support a second mode. The accelerator may store the output of the accelerator in a destination, which may include a host memory, a storage device, a first region of a local memory of the accelerator, or a second region of the local memory of the accelerator.
描述了用于计算加速的系统和方法。所述系统可包括:主机处理器;主机存储器,连接到主机处理器;以及存储装置,连接到主机处理器。加速器可与主机处理器通信。加速器可产生输出。加速器也可包括本地存储器,本地存储器可包括第一区域和第二区域。加速器的本地存储器的第一区域可支持第一模式,并且加速器的本地存储器的第二区域可支持第二模式。加速器可将加速器的所述输出存储在目的地中,所述目的地可包括主机存储器、存储装置、加速器的本地存储器的第一区 |
---|