Layout structure and design method, semiconductor structure, storage medium and electronic equipment
The invention discloses a layout structure, a design method, a semiconductor structure, a storage medium and electronic equipment. The layout structure corresponds to a semiconductor structure, and the semiconductor structure comprises a first power line, a first active region and a first grid elect...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WANG LIZHU WANG JUN CAI YANFEI LEI CHUANZHEN LIAO CHUNHE WANG DUO CHEN NAIXIA |
description | The invention discloses a layout structure, a design method, a semiconductor structure, a storage medium and electronic equipment. The layout structure corresponds to a semiconductor structure, and the semiconductor structure comprises a first power line, a first active region and a first grid electrode. The layout structure comprises multiple unit patterns. The multiple unit pattern comprises a first power line pattern, a first active region pattern and a first gate pattern. The first power line pattern corresponds to the first power line and extends in the first direction. The first active region pattern corresponds to the first active region, and the first active region pattern passes through the first power line pattern along the second direction. The first gate pattern corresponds to the first gate, and the first gate pattern passes through the first power line pattern and the first active region pattern along the second direction. The second direction is different from the first direction.
一种版图结构和设计方法、半 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117936534A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117936534A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117936534A3</originalsourceid><addsrcrecordid>eNqNy7sKAjEUBNA0FqL-Q-y1WOIDS1kUC7GyX0LuuBvYPExuCv_eIIKt1TDMmamgq36FwjJzKoZLgtSeJCHb3ksHHgKtZIazJniqIqQfrUPtukeFZIv7XDHCcAreGolnsdHB81xMHnrMWHxzJpbn0729rBFDhxy1gQd37a1p9ge126rNUf1j3ltqP8c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Layout structure and design method, semiconductor structure, storage medium and electronic equipment</title><source>esp@cenet</source><creator>WANG LIZHU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; LIAO CHUNHE ; WANG DUO ; CHEN NAIXIA</creator><creatorcontrib>WANG LIZHU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; LIAO CHUNHE ; WANG DUO ; CHEN NAIXIA</creatorcontrib><description>The invention discloses a layout structure, a design method, a semiconductor structure, a storage medium and electronic equipment. The layout structure corresponds to a semiconductor structure, and the semiconductor structure comprises a first power line, a first active region and a first grid electrode. The layout structure comprises multiple unit patterns. The multiple unit pattern comprises a first power line pattern, a first active region pattern and a first gate pattern. The first power line pattern corresponds to the first power line and extends in the first direction. The first active region pattern corresponds to the first active region, and the first active region pattern passes through the first power line pattern along the second direction. The first gate pattern corresponds to the first gate, and the first gate pattern passes through the first power line pattern and the first active region pattern along the second direction. The second direction is different from the first direction.
一种版图结构和设计方法、半</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240426&DB=EPODOC&CC=CN&NR=117936534A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240426&DB=EPODOC&CC=CN&NR=117936534A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG LIZHU</creatorcontrib><creatorcontrib>WANG JUN</creatorcontrib><creatorcontrib>CAI YANFEI</creatorcontrib><creatorcontrib>LEI CHUANZHEN</creatorcontrib><creatorcontrib>LIAO CHUNHE</creatorcontrib><creatorcontrib>WANG DUO</creatorcontrib><creatorcontrib>CHEN NAIXIA</creatorcontrib><title>Layout structure and design method, semiconductor structure, storage medium and electronic equipment</title><description>The invention discloses a layout structure, a design method, a semiconductor structure, a storage medium and electronic equipment. The layout structure corresponds to a semiconductor structure, and the semiconductor structure comprises a first power line, a first active region and a first grid electrode. The layout structure comprises multiple unit patterns. The multiple unit pattern comprises a first power line pattern, a first active region pattern and a first gate pattern. The first power line pattern corresponds to the first power line and extends in the first direction. The first active region pattern corresponds to the first active region, and the first active region pattern passes through the first power line pattern along the second direction. The first gate pattern corresponds to the first gate, and the first gate pattern passes through the first power line pattern and the first active region pattern along the second direction. The second direction is different from the first direction.
一种版图结构和设计方法、半</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7sKAjEUBNA0FqL-Q-y1WOIDS1kUC7GyX0LuuBvYPExuCv_eIIKt1TDMmamgq36FwjJzKoZLgtSeJCHb3ksHHgKtZIazJniqIqQfrUPtukeFZIv7XDHCcAreGolnsdHB81xMHnrMWHxzJpbn0729rBFDhxy1gQd37a1p9ge126rNUf1j3ltqP8c</recordid><startdate>20240426</startdate><enddate>20240426</enddate><creator>WANG LIZHU</creator><creator>WANG JUN</creator><creator>CAI YANFEI</creator><creator>LEI CHUANZHEN</creator><creator>LIAO CHUNHE</creator><creator>WANG DUO</creator><creator>CHEN NAIXIA</creator><scope>EVB</scope></search><sort><creationdate>20240426</creationdate><title>Layout structure and design method, semiconductor structure, storage medium and electronic equipment</title><author>WANG LIZHU ; WANG JUN ; CAI YANFEI ; LEI CHUANZHEN ; LIAO CHUNHE ; WANG DUO ; CHEN NAIXIA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117936534A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG LIZHU</creatorcontrib><creatorcontrib>WANG JUN</creatorcontrib><creatorcontrib>CAI YANFEI</creatorcontrib><creatorcontrib>LEI CHUANZHEN</creatorcontrib><creatorcontrib>LIAO CHUNHE</creatorcontrib><creatorcontrib>WANG DUO</creatorcontrib><creatorcontrib>CHEN NAIXIA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG LIZHU</au><au>WANG JUN</au><au>CAI YANFEI</au><au>LEI CHUANZHEN</au><au>LIAO CHUNHE</au><au>WANG DUO</au><au>CHEN NAIXIA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Layout structure and design method, semiconductor structure, storage medium and electronic equipment</title><date>2024-04-26</date><risdate>2024</risdate><abstract>The invention discloses a layout structure, a design method, a semiconductor structure, a storage medium and electronic equipment. The layout structure corresponds to a semiconductor structure, and the semiconductor structure comprises a first power line, a first active region and a first grid electrode. The layout structure comprises multiple unit patterns. The multiple unit pattern comprises a first power line pattern, a first active region pattern and a first gate pattern. The first power line pattern corresponds to the first power line and extends in the first direction. The first active region pattern corresponds to the first active region, and the first active region pattern passes through the first power line pattern along the second direction. The first gate pattern corresponds to the first gate, and the first gate pattern passes through the first power line pattern and the first active region pattern along the second direction. The second direction is different from the first direction.
一种版图结构和设计方法、半</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN117936534A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Layout structure and design method, semiconductor structure, storage medium and electronic equipment |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T18%3A35%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20LIZHU&rft.date=2024-04-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117936534A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |