Integrated circuit device

There is provided an integrated circuit device including: a substrate including a first active region and a second active region each extending in a first direction; a bit line extending in a first direction in the first trench of the substrate and arranged between the first active region and the se...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM BONG-SOO, KIM YUN-JAE, PARK JUN SOO, KUH BONG-JIN, WOO DONG-SOO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM BONG-SOO
KIM YUN-JAE
PARK JUN SOO
KUH BONG-JIN
WOO DONG-SOO
description There is provided an integrated circuit device including: a substrate including a first active region and a second active region each extending in a first direction; a bit line extending in a first direction in the first trench of the substrate and arranged between the first active region and the second active region in a second direction perpendicular to the first direction; a contact structure including a lower contact contacting the bit line and an upper contact contacting the first active region; a word line extending in a second direction in a second trench of the substrate; a plurality of bond pads on the substrate; and a capacitor structure including a plurality of lower electrodes on the plurality of bond pads, in which the bit line and the word line are buried below the upper surface of the substrate. 提供了一种集成电路装置,所述集成电路装置包括:基底,包括各自沿第一方向延伸的第一有源区域和第二有源区域;位线,在基底的第一沟槽中沿第一方向延伸,并且在垂直于第一方向的第二方向上布置在第一有源区域与第二有源区域之间;接触结构,包括接触位线的下接触件和接触第一有源区域的上接触件;字线,在基底的第二沟槽中沿第二方向延伸;多个接合垫,在基底上;以及电容器结构,包括在多个接合垫上的多个下电极,其中,位线和字线掩
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117769245A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117769245A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117769245A3</originalsourceid><addsrcrecordid>eNrjZJD0zCtJTS9KLElNUUjOLEouzSxRSEkty0xO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobm5maWRiamjsbEqAEAJRoivg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit device</title><source>esp@cenet</source><creator>KIM BONG-SOO ; KIM YUN-JAE ; PARK JUN SOO ; KUH BONG-JIN ; WOO DONG-SOO</creator><creatorcontrib>KIM BONG-SOO ; KIM YUN-JAE ; PARK JUN SOO ; KUH BONG-JIN ; WOO DONG-SOO</creatorcontrib><description>There is provided an integrated circuit device including: a substrate including a first active region and a second active region each extending in a first direction; a bit line extending in a first direction in the first trench of the substrate and arranged between the first active region and the second active region in a second direction perpendicular to the first direction; a contact structure including a lower contact contacting the bit line and an upper contact contacting the first active region; a word line extending in a second direction in a second trench of the substrate; a plurality of bond pads on the substrate; and a capacitor structure including a plurality of lower electrodes on the plurality of bond pads, in which the bit line and the word line are buried below the upper surface of the substrate. 提供了一种集成电路装置,所述集成电路装置包括:基底,包括各自沿第一方向延伸的第一有源区域和第二有源区域;位线,在基底的第一沟槽中沿第一方向延伸,并且在垂直于第一方向的第二方向上布置在第一有源区域与第二有源区域之间;接触结构,包括接触位线的下接触件和接触第一有源区域的上接触件;字线,在基底的第二沟槽中沿第二方向延伸;多个接合垫,在基底上;以及电容器结构,包括在多个接合垫上的多个下电极,其中,位线和字线掩</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240326&amp;DB=EPODOC&amp;CC=CN&amp;NR=117769245A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240326&amp;DB=EPODOC&amp;CC=CN&amp;NR=117769245A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM BONG-SOO</creatorcontrib><creatorcontrib>KIM YUN-JAE</creatorcontrib><creatorcontrib>PARK JUN SOO</creatorcontrib><creatorcontrib>KUH BONG-JIN</creatorcontrib><creatorcontrib>WOO DONG-SOO</creatorcontrib><title>Integrated circuit device</title><description>There is provided an integrated circuit device including: a substrate including a first active region and a second active region each extending in a first direction; a bit line extending in a first direction in the first trench of the substrate and arranged between the first active region and the second active region in a second direction perpendicular to the first direction; a contact structure including a lower contact contacting the bit line and an upper contact contacting the first active region; a word line extending in a second direction in a second trench of the substrate; a plurality of bond pads on the substrate; and a capacitor structure including a plurality of lower electrodes on the plurality of bond pads, in which the bit line and the word line are buried below the upper surface of the substrate. 提供了一种集成电路装置,所述集成电路装置包括:基底,包括各自沿第一方向延伸的第一有源区域和第二有源区域;位线,在基底的第一沟槽中沿第一方向延伸,并且在垂直于第一方向的第二方向上布置在第一有源区域与第二有源区域之间;接触结构,包括接触位线的下接触件和接触第一有源区域的上接触件;字线,在基底的第二沟槽中沿第二方向延伸;多个接合垫,在基底上;以及电容器结构,包括在多个接合垫上的多个下电极,其中,位线和字线掩</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD0zCtJTS9KLElNUUjOLEouzSxRSEkty0xO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobm5maWRiamjsbEqAEAJRoivg</recordid><startdate>20240326</startdate><enddate>20240326</enddate><creator>KIM BONG-SOO</creator><creator>KIM YUN-JAE</creator><creator>PARK JUN SOO</creator><creator>KUH BONG-JIN</creator><creator>WOO DONG-SOO</creator><scope>EVB</scope></search><sort><creationdate>20240326</creationdate><title>Integrated circuit device</title><author>KIM BONG-SOO ; KIM YUN-JAE ; PARK JUN SOO ; KUH BONG-JIN ; WOO DONG-SOO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117769245A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM BONG-SOO</creatorcontrib><creatorcontrib>KIM YUN-JAE</creatorcontrib><creatorcontrib>PARK JUN SOO</creatorcontrib><creatorcontrib>KUH BONG-JIN</creatorcontrib><creatorcontrib>WOO DONG-SOO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM BONG-SOO</au><au>KIM YUN-JAE</au><au>PARK JUN SOO</au><au>KUH BONG-JIN</au><au>WOO DONG-SOO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit device</title><date>2024-03-26</date><risdate>2024</risdate><abstract>There is provided an integrated circuit device including: a substrate including a first active region and a second active region each extending in a first direction; a bit line extending in a first direction in the first trench of the substrate and arranged between the first active region and the second active region in a second direction perpendicular to the first direction; a contact structure including a lower contact contacting the bit line and an upper contact contacting the first active region; a word line extending in a second direction in a second trench of the substrate; a plurality of bond pads on the substrate; and a capacitor structure including a plurality of lower electrodes on the plurality of bond pads, in which the bit line and the word line are buried below the upper surface of the substrate. 提供了一种集成电路装置,所述集成电路装置包括:基底,包括各自沿第一方向延伸的第一有源区域和第二有源区域;位线,在基底的第一沟槽中沿第一方向延伸,并且在垂直于第一方向的第二方向上布置在第一有源区域与第二有源区域之间;接触结构,包括接触位线的下接触件和接触第一有源区域的上接触件;字线,在基底的第二沟槽中沿第二方向延伸;多个接合垫,在基底上;以及电容器结构,包括在多个接合垫上的多个下电极,其中,位线和字线掩</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117769245A
source esp@cenet
subjects ELECTRICITY
title Integrated circuit device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-11T17%3A16%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20BONG-SOO&rft.date=2024-03-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117769245A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true