Latch, flip-flop and chip
The invention provides a latch, a trigger and a chip, relates to the field of digital circuits, and can reduce the number of transistors in the trigger. The latch comprises a signal input end, a signal output end, a control signal end, a first voltage end, a second voltage end, a pull-up circuit and...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | FAN RENSHI JING WEILIANG XU JUNHAO HOU CHAOZHAO WU YING |
| description | The invention provides a latch, a trigger and a chip, relates to the field of digital circuits, and can reduce the number of transistors in the trigger. The latch comprises a signal input end, a signal output end, a control signal end, a first voltage end, a second voltage end, a pull-up circuit and a pull-down circuit. Wherein the transistors in the latch all adopt N-type field effect transistors. The pull-up circuit is connected with the first voltage end and the signal output end. The pull-up circuit is configured to pull up the voltage of the signal output end according to the voltage of the first voltage end. The pull-down circuit is connected with the signal input end, the control signal end, the signal output end and the second voltage end. The pull-down circuit is configured to pull down the voltage of the signal output end according to the voltage of the second voltage end under the signal control of the control signal end and the signal input end.
本申请提供了一种锁存器、触发器及芯片，涉及数字电路领域，能够减少触发器中晶体管的数量。该锁存器包括信号输 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117546239A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117546239A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117546239A3</originalsourceid><addsrcrecordid>eNrjZJD0SSxJztBRSMvJLNBNy8kvUEjMS1FIzsgs4GFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobmpiZmRsaWjsbEqAEAz34h5A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Latch, flip-flop and chip</title><source>esp@cenet</source><creator>FAN RENSHI ; JING WEILIANG ; XU JUNHAO ; HOU CHAOZHAO ; WU YING</creator><creatorcontrib>FAN RENSHI ; JING WEILIANG ; XU JUNHAO ; HOU CHAOZHAO ; WU YING</creatorcontrib><description>The invention provides a latch, a trigger and a chip, relates to the field of digital circuits, and can reduce the number of transistors in the trigger. The latch comprises a signal input end, a signal output end, a control signal end, a first voltage end, a second voltage end, a pull-up circuit and a pull-down circuit. Wherein the transistors in the latch all adopt N-type field effect transistors. The pull-up circuit is connected with the first voltage end and the signal output end. The pull-up circuit is configured to pull up the voltage of the signal output end according to the voltage of the first voltage end. The pull-down circuit is connected with the signal input end, the control signal end, the signal output end and the second voltage end. The pull-down circuit is configured to pull down the voltage of the signal output end according to the voltage of the second voltage end under the signal control of the control signal end and the signal input end.
本申请提供了一种锁存器、触发器及芯片，涉及数字电路领域，能够减少触发器中晶体管的数量。该锁存器包括信号输</description><language>chi ; eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240209&DB=EPODOC&CC=CN&NR=117546239A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240209&DB=EPODOC&CC=CN&NR=117546239A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FAN RENSHI</creatorcontrib><creatorcontrib>JING WEILIANG</creatorcontrib><creatorcontrib>XU JUNHAO</creatorcontrib><creatorcontrib>HOU CHAOZHAO</creatorcontrib><creatorcontrib>WU YING</creatorcontrib><title>Latch, flip-flop and chip</title><description>The invention provides a latch, a trigger and a chip, relates to the field of digital circuits, and can reduce the number of transistors in the trigger. The latch comprises a signal input end, a signal output end, a control signal end, a first voltage end, a second voltage end, a pull-up circuit and a pull-down circuit. Wherein the transistors in the latch all adopt N-type field effect transistors. The pull-up circuit is connected with the first voltage end and the signal output end. The pull-up circuit is configured to pull up the voltage of the signal output end according to the voltage of the first voltage end. The pull-down circuit is connected with the signal input end, the control signal end, the signal output end and the second voltage end. The pull-down circuit is configured to pull down the voltage of the signal output end according to the voltage of the second voltage end under the signal control of the control signal end and the signal input end.
本申请提供了一种锁存器、触发器及芯片，涉及数字电路领域，能够减少触发器中晶体管的数量。该锁存器包括信号输</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD0SSxJztBRSMvJLNBNy8kvUEjMS1FIzsgs4GFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobmpiZmRsaWjsbEqAEAz34h5A</recordid><startdate>20240209</startdate><enddate>20240209</enddate><creator>FAN RENSHI</creator><creator>JING WEILIANG</creator><creator>XU JUNHAO</creator><creator>HOU CHAOZHAO</creator><creator>WU YING</creator><scope>EVB</scope></search><sort><creationdate>20240209</creationdate><title>Latch, flip-flop and chip</title><author>FAN RENSHI ; JING WEILIANG ; XU JUNHAO ; HOU CHAOZHAO ; WU YING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117546239A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>FAN RENSHI</creatorcontrib><creatorcontrib>JING WEILIANG</creatorcontrib><creatorcontrib>XU JUNHAO</creatorcontrib><creatorcontrib>HOU CHAOZHAO</creatorcontrib><creatorcontrib>WU YING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FAN RENSHI</au><au>JING WEILIANG</au><au>XU JUNHAO</au><au>HOU CHAOZHAO</au><au>WU YING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Latch, flip-flop and chip</title><date>2024-02-09</date><risdate>2024</risdate><abstract>The invention provides a latch, a trigger and a chip, relates to the field of digital circuits, and can reduce the number of transistors in the trigger. The latch comprises a signal input end, a signal output end, a control signal end, a first voltage end, a second voltage end, a pull-up circuit and a pull-down circuit. Wherein the transistors in the latch all adopt N-type field effect transistors. The pull-up circuit is connected with the first voltage end and the signal output end. The pull-up circuit is configured to pull up the voltage of the signal output end according to the voltage of the first voltage end. The pull-down circuit is connected with the signal input end, the control signal end, the signal output end and the second voltage end. The pull-down circuit is configured to pull down the voltage of the signal output end according to the voltage of the second voltage end under the signal control of the control signal end and the signal input end.
本申请提供了一种锁存器、触发器及芯片，涉及数字电路领域，能够减少触发器中晶体管的数量。该锁存器包括信号输</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN117546239A |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Latch, flip-flop and chip |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T03%3A20%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FAN%20RENSHI&rft.date=2024-02-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117546239A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |