Clock and data recovery circuit and signal processing method thereof

The invention provides a CDR circuit and a signal processing method thereof. The CDR circuit comprises a phase detector, a neural network circuit, a controller and a clock signal generator. The phase detector is configured to sample an input signal using a clock signal to produce a plurality of phas...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YE ZEXIAN, HONG SHIZHE, GAO JIANKAI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!