Single packaging body fusing multiple chip packaging

The invention, which relates to the integrated circuit field, discloses a single packaging body integrating multiple chip packaging, comprising a packaging module, a heat dissipation optimization module, an electromagnetic interference isolation module, a simulation verification module, a maintenanc...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIAO JUNNAN, GU DEZONG, FAN GUANGYU
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIAO JUNNAN
GU DEZONG
FAN GUANGYU
description The invention, which relates to the integrated circuit field, discloses a single packaging body integrating multiple chip packaging, comprising a packaging module, a heat dissipation optimization module, an electromagnetic interference isolation module, a simulation verification module, a maintenance upgrading module, a fault maintenance module, a power management module, a debugging optimization module, an electrostatic impedance protection module and a control interface module. Through the heat dissipation optimization module, the heat dissipation effect of the whole packaging body is improved, and the heat dissipation problem of a traditional packaging body is solved; signal interference among different modules is isolated through the electromagnetic interference isolation module; system-level design and verification are carried out through the simulation verification module; different chip modules are independently designed through a modular design method; the maintenance and upgrading module is provided
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117316894A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117316894A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117316894A3</originalsourceid><addsrcrecordid>eNrjZDAJzsxLz0lVKEhMzk5MB7IVkvJTKhXSSotB7NzSnJLMAqB0ckZmAUINDwNrWmJOcSovlOZmUHRzDXH20E0tyI9PLQaqS81LLYl39jM0NDc2NLOwNHE0JkYNADTvLOE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Single packaging body fusing multiple chip packaging</title><source>esp@cenet</source><creator>LIAO JUNNAN ; GU DEZONG ; FAN GUANGYU</creator><creatorcontrib>LIAO JUNNAN ; GU DEZONG ; FAN GUANGYU</creatorcontrib><description>The invention, which relates to the integrated circuit field, discloses a single packaging body integrating multiple chip packaging, comprising a packaging module, a heat dissipation optimization module, an electromagnetic interference isolation module, a simulation verification module, a maintenance upgrading module, a fault maintenance module, a power management module, a debugging optimization module, an electrostatic impedance protection module and a control interface module. Through the heat dissipation optimization module, the heat dissipation effect of the whole packaging body is improved, and the heat dissipation problem of a traditional packaging body is solved; signal interference among different modules is isolated through the electromagnetic interference isolation module; system-level design and verification are carried out through the simulation verification module; different chip modules are independently designed through a modular design method; the maintenance and upgrading module is provided</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231229&amp;DB=EPODOC&amp;CC=CN&amp;NR=117316894A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231229&amp;DB=EPODOC&amp;CC=CN&amp;NR=117316894A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIAO JUNNAN</creatorcontrib><creatorcontrib>GU DEZONG</creatorcontrib><creatorcontrib>FAN GUANGYU</creatorcontrib><title>Single packaging body fusing multiple chip packaging</title><description>The invention, which relates to the integrated circuit field, discloses a single packaging body integrating multiple chip packaging, comprising a packaging module, a heat dissipation optimization module, an electromagnetic interference isolation module, a simulation verification module, a maintenance upgrading module, a fault maintenance module, a power management module, a debugging optimization module, an electrostatic impedance protection module and a control interface module. Through the heat dissipation optimization module, the heat dissipation effect of the whole packaging body is improved, and the heat dissipation problem of a traditional packaging body is solved; signal interference among different modules is isolated through the electromagnetic interference isolation module; system-level design and verification are carried out through the simulation verification module; different chip modules are independently designed through a modular design method; the maintenance and upgrading module is provided</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJzsxLz0lVKEhMzk5MB7IVkvJTKhXSSotB7NzSnJLMAqB0ckZmAUINDwNrWmJOcSovlOZmUHRzDXH20E0tyI9PLQaqS81LLYl39jM0NDc2NLOwNHE0JkYNADTvLOE</recordid><startdate>20231229</startdate><enddate>20231229</enddate><creator>LIAO JUNNAN</creator><creator>GU DEZONG</creator><creator>FAN GUANGYU</creator><scope>EVB</scope></search><sort><creationdate>20231229</creationdate><title>Single packaging body fusing multiple chip packaging</title><author>LIAO JUNNAN ; GU DEZONG ; FAN GUANGYU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117316894A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIAO JUNNAN</creatorcontrib><creatorcontrib>GU DEZONG</creatorcontrib><creatorcontrib>FAN GUANGYU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIAO JUNNAN</au><au>GU DEZONG</au><au>FAN GUANGYU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Single packaging body fusing multiple chip packaging</title><date>2023-12-29</date><risdate>2023</risdate><abstract>The invention, which relates to the integrated circuit field, discloses a single packaging body integrating multiple chip packaging, comprising a packaging module, a heat dissipation optimization module, an electromagnetic interference isolation module, a simulation verification module, a maintenance upgrading module, a fault maintenance module, a power management module, a debugging optimization module, an electrostatic impedance protection module and a control interface module. Through the heat dissipation optimization module, the heat dissipation effect of the whole packaging body is improved, and the heat dissipation problem of a traditional packaging body is solved; signal interference among different modules is isolated through the electromagnetic interference isolation module; system-level design and verification are carried out through the simulation verification module; different chip modules are independently designed through a modular design method; the maintenance and upgrading module is provided</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117316894A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
title Single packaging body fusing multiple chip packaging
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T21%3A08%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIAO%20JUNNAN&rft.date=2023-12-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117316894A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true