System-on-chip prototype verification system
The invention discloses a prototype verification system of a system-on-chip. A first chipset and a subsystem are arranged in a prototype verification system, the first chipset is provided with a plurality of first field programmable logic gate arrays, and each first field programmable logic gate arr...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!