Digital integrated circuit optimization method, equipment and medium
The invention discloses a digital integrated circuit optimization method and device and a medium, which are characterized in that on the premise of meeting certain time sequence constraints, gate unit characteristics of a circuit are extracted, a leakage power consumption optimization model is const...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!