Packaging structure, chip structure and preparation method thereof

The invention relates to a packaging structure, a chip structure and a preparation method thereof, and the packaging structure comprises a packaging substrate which comprises a grounding conductive part; the plurality of chip groups are located on the packaging substrate, and each chip group compris...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: XU CHAOSHENG, SUN DUO, YE SHIFEN, ZHAO XINGEN, WANG ERLEI, WANG XUNTANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator XU CHAOSHENG
SUN DUO
YE SHIFEN
ZHAO XINGEN
WANG ERLEI
WANG XUNTANG
description The invention relates to a packaging structure, a chip structure and a preparation method thereof, and the packaging structure comprises a packaging substrate which comprises a grounding conductive part; the plurality of chip groups are located on the packaging substrate, and each chip group comprises a plurality of chips; the first conductive vertical walls are located on the packaging substrate and located on the two sides of the chip set, and the first conductive vertical walls separate the chip set and are connected with the grounding conductive part; the second conductive vertical wall is located between the chips of the same chip set; the dielectric film covers the packaging substrate, the chipset and the side wall of the first conductive vertical wall; the plastic packaging layer is located on the dielectric film, the first conductive vertical wall is exposed, and the second conductive vertical wall is located in the plastic packaging layer; and the conductive layer is located on the plastic packaging
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN117238894A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN117238894A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN117238894A3</originalsourceid><addsrcrecordid>eNrjZHAKSEzOTkzPzEtXKC4pKk0uKS1K1VFIzsgsQPAVEvNSFAqKUgsSixJLMvPzFHJTSzLyUxRKMlKLUvPTeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvLOfoaG5kbGFhaWJozExagB5LzKc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Packaging structure, chip structure and preparation method thereof</title><source>esp@cenet</source><creator>XU CHAOSHENG ; SUN DUO ; YE SHIFEN ; ZHAO XINGEN ; WANG ERLEI ; WANG XUNTANG</creator><creatorcontrib>XU CHAOSHENG ; SUN DUO ; YE SHIFEN ; ZHAO XINGEN ; WANG ERLEI ; WANG XUNTANG</creatorcontrib><description>The invention relates to a packaging structure, a chip structure and a preparation method thereof, and the packaging structure comprises a packaging substrate which comprises a grounding conductive part; the plurality of chip groups are located on the packaging substrate, and each chip group comprises a plurality of chips; the first conductive vertical walls are located on the packaging substrate and located on the two sides of the chip set, and the first conductive vertical walls separate the chip set and are connected with the grounding conductive part; the second conductive vertical wall is located between the chips of the same chip set; the dielectric film covers the packaging substrate, the chipset and the side wall of the first conductive vertical wall; the plastic packaging layer is located on the dielectric film, the first conductive vertical wall is exposed, and the second conductive vertical wall is located in the plastic packaging layer; and the conductive layer is located on the plastic packaging</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231215&amp;DB=EPODOC&amp;CC=CN&amp;NR=117238894A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231215&amp;DB=EPODOC&amp;CC=CN&amp;NR=117238894A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XU CHAOSHENG</creatorcontrib><creatorcontrib>SUN DUO</creatorcontrib><creatorcontrib>YE SHIFEN</creatorcontrib><creatorcontrib>ZHAO XINGEN</creatorcontrib><creatorcontrib>WANG ERLEI</creatorcontrib><creatorcontrib>WANG XUNTANG</creatorcontrib><title>Packaging structure, chip structure and preparation method thereof</title><description>The invention relates to a packaging structure, a chip structure and a preparation method thereof, and the packaging structure comprises a packaging substrate which comprises a grounding conductive part; the plurality of chip groups are located on the packaging substrate, and each chip group comprises a plurality of chips; the first conductive vertical walls are located on the packaging substrate and located on the two sides of the chip set, and the first conductive vertical walls separate the chip set and are connected with the grounding conductive part; the second conductive vertical wall is located between the chips of the same chip set; the dielectric film covers the packaging substrate, the chipset and the side wall of the first conductive vertical wall; the plastic packaging layer is located on the dielectric film, the first conductive vertical wall is exposed, and the second conductive vertical wall is located in the plastic packaging layer; and the conductive layer is located on the plastic packaging</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAKSEzOTkzPzEtXKC4pKk0uKS1K1VFIzsgsQPAVEvNSFAqKUgsSixJLMvPzFHJTSzLyUxRKMlKLUvPTeBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvLOfoaG5kbGFhaWJozExagB5LzKc</recordid><startdate>20231215</startdate><enddate>20231215</enddate><creator>XU CHAOSHENG</creator><creator>SUN DUO</creator><creator>YE SHIFEN</creator><creator>ZHAO XINGEN</creator><creator>WANG ERLEI</creator><creator>WANG XUNTANG</creator><scope>EVB</scope></search><sort><creationdate>20231215</creationdate><title>Packaging structure, chip structure and preparation method thereof</title><author>XU CHAOSHENG ; SUN DUO ; YE SHIFEN ; ZHAO XINGEN ; WANG ERLEI ; WANG XUNTANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN117238894A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>XU CHAOSHENG</creatorcontrib><creatorcontrib>SUN DUO</creatorcontrib><creatorcontrib>YE SHIFEN</creatorcontrib><creatorcontrib>ZHAO XINGEN</creatorcontrib><creatorcontrib>WANG ERLEI</creatorcontrib><creatorcontrib>WANG XUNTANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XU CHAOSHENG</au><au>SUN DUO</au><au>YE SHIFEN</au><au>ZHAO XINGEN</au><au>WANG ERLEI</au><au>WANG XUNTANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Packaging structure, chip structure and preparation method thereof</title><date>2023-12-15</date><risdate>2023</risdate><abstract>The invention relates to a packaging structure, a chip structure and a preparation method thereof, and the packaging structure comprises a packaging substrate which comprises a grounding conductive part; the plurality of chip groups are located on the packaging substrate, and each chip group comprises a plurality of chips; the first conductive vertical walls are located on the packaging substrate and located on the two sides of the chip set, and the first conductive vertical walls separate the chip set and are connected with the grounding conductive part; the second conductive vertical wall is located between the chips of the same chip set; the dielectric film covers the packaging substrate, the chipset and the side wall of the first conductive vertical wall; the plastic packaging layer is located on the dielectric film, the first conductive vertical wall is exposed, and the second conductive vertical wall is located in the plastic packaging layer; and the conductive layer is located on the plastic packaging</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN117238894A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Packaging structure, chip structure and preparation method thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T07%3A27%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XU%20CHAOSHENG&rft.date=2023-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN117238894A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true