Method for testing stress robustness of semiconductor substrate

The method for testing the stress robustness of the semiconductor substrate comprises the following steps: forming a nitride layer on the surface of the semiconductor substrate; patterning the nitride layer into a patterned nitride by lithography including a step of reactive ion etching with ions ge...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: VOLLKOPF ALEXANDER, KOMODA MITSUNORI, KESTER LANCE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator VOLLKOPF ALEXANDER
KOMODA MITSUNORI
KESTER LANCE
description The method for testing the stress robustness of the semiconductor substrate comprises the following steps: forming a nitride layer on the surface of the semiconductor substrate; patterning the nitride layer into a patterned nitride by lithography including a step of reactive ion etching with ions generated by a gas including hydrogen or a hydrogen compound, or both; processing the patterned nitride and the semiconductor substrate at a temperature not lower than 800 DEG C and not higher than 1300 DEG C to induce formation of dislocations at an interface between the patterned nitride and the semiconductor substrate; and evaluating at least one characteristic associated with the formed dislocation. 用于测试半导体衬底的应力鲁棒性的方法,包括:在半导体衬底的表面上形成氮化物层;通过光刻将氮化物层图案化为图案化的氮化物,所述光刻包括利用由包括氢或氢化合物或者两者的气体产生的离子进行反应离子蚀刻的步骤;在不低于800℃且不高于1300℃的温度下处理所述图案化的氮化物和所述半导体衬底,以在所述图案化的氮化物与所述半导体衬底之间的界面处诱发位错的形成;以及评估与所形成的位错相关的至少一种特性。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116897416A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116897416A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116897416A3</originalsourceid><addsrcrecordid>eNrjZLD3TS3JyE9RSMsvUihJLS7JzEtXKC4pSi0uVijKTyotLskDMfPTFIpTczOT8_NSSpNLgEqLS5OAqhJLUnkYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSbyzn6GhmYWluYmhmaMxMWoA99Qx7w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for testing stress robustness of semiconductor substrate</title><source>esp@cenet</source><creator>VOLLKOPF ALEXANDER ; KOMODA MITSUNORI ; KESTER LANCE</creator><creatorcontrib>VOLLKOPF ALEXANDER ; KOMODA MITSUNORI ; KESTER LANCE</creatorcontrib><description>The method for testing the stress robustness of the semiconductor substrate comprises the following steps: forming a nitride layer on the surface of the semiconductor substrate; patterning the nitride layer into a patterned nitride by lithography including a step of reactive ion etching with ions generated by a gas including hydrogen or a hydrogen compound, or both; processing the patterned nitride and the semiconductor substrate at a temperature not lower than 800 DEG C and not higher than 1300 DEG C to induce formation of dislocations at an interface between the patterned nitride and the semiconductor substrate; and evaluating at least one characteristic associated with the formed dislocation. 用于测试半导体衬底的应力鲁棒性的方法,包括:在半导体衬底的表面上形成氮化物层;通过光刻将氮化物层图案化为图案化的氮化物,所述光刻包括利用由包括氢或氢化合物或者两者的气体产生的离子进行反应离子蚀刻的步骤;在不低于800℃且不高于1300℃的温度下处理所述图案化的氮化物和所述半导体衬底,以在所述图案化的氮化物与所述半导体衬底之间的界面处诱发位错的形成;以及评估与所形成的位错相关的至少一种特性。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231017&amp;DB=EPODOC&amp;CC=CN&amp;NR=116897416A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231017&amp;DB=EPODOC&amp;CC=CN&amp;NR=116897416A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>VOLLKOPF ALEXANDER</creatorcontrib><creatorcontrib>KOMODA MITSUNORI</creatorcontrib><creatorcontrib>KESTER LANCE</creatorcontrib><title>Method for testing stress robustness of semiconductor substrate</title><description>The method for testing the stress robustness of the semiconductor substrate comprises the following steps: forming a nitride layer on the surface of the semiconductor substrate; patterning the nitride layer into a patterned nitride by lithography including a step of reactive ion etching with ions generated by a gas including hydrogen or a hydrogen compound, or both; processing the patterned nitride and the semiconductor substrate at a temperature not lower than 800 DEG C and not higher than 1300 DEG C to induce formation of dislocations at an interface between the patterned nitride and the semiconductor substrate; and evaluating at least one characteristic associated with the formed dislocation. 用于测试半导体衬底的应力鲁棒性的方法,包括:在半导体衬底的表面上形成氮化物层;通过光刻将氮化物层图案化为图案化的氮化物,所述光刻包括利用由包括氢或氢化合物或者两者的气体产生的离子进行反应离子蚀刻的步骤;在不低于800℃且不高于1300℃的温度下处理所述图案化的氮化物和所述半导体衬底,以在所述图案化的氮化物与所述半导体衬底之间的界面处诱发位错的形成;以及评估与所形成的位错相关的至少一种特性。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD3TS3JyE9RSMsvUihJLS7JzEtXKC4pSi0uVijKTyotLskDMfPTFIpTczOT8_NSSpNLgEqLS5OAqhJLUnkYWNMSc4pTeaE0N4Oim2uIs4duakF-fGpxQWJyal5qSbyzn6GhmYWluYmhmaMxMWoA99Qx7w</recordid><startdate>20231017</startdate><enddate>20231017</enddate><creator>VOLLKOPF ALEXANDER</creator><creator>KOMODA MITSUNORI</creator><creator>KESTER LANCE</creator><scope>EVB</scope></search><sort><creationdate>20231017</creationdate><title>Method for testing stress robustness of semiconductor substrate</title><author>VOLLKOPF ALEXANDER ; KOMODA MITSUNORI ; KESTER LANCE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116897416A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>VOLLKOPF ALEXANDER</creatorcontrib><creatorcontrib>KOMODA MITSUNORI</creatorcontrib><creatorcontrib>KESTER LANCE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>VOLLKOPF ALEXANDER</au><au>KOMODA MITSUNORI</au><au>KESTER LANCE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for testing stress robustness of semiconductor substrate</title><date>2023-10-17</date><risdate>2023</risdate><abstract>The method for testing the stress robustness of the semiconductor substrate comprises the following steps: forming a nitride layer on the surface of the semiconductor substrate; patterning the nitride layer into a patterned nitride by lithography including a step of reactive ion etching with ions generated by a gas including hydrogen or a hydrogen compound, or both; processing the patterned nitride and the semiconductor substrate at a temperature not lower than 800 DEG C and not higher than 1300 DEG C to induce formation of dislocations at an interface between the patterned nitride and the semiconductor substrate; and evaluating at least one characteristic associated with the formed dislocation. 用于测试半导体衬底的应力鲁棒性的方法,包括:在半导体衬底的表面上形成氮化物层;通过光刻将氮化物层图案化为图案化的氮化物,所述光刻包括利用由包括氢或氢化合物或者两者的气体产生的离子进行反应离子蚀刻的步骤;在不低于800℃且不高于1300℃的温度下处理所述图案化的氮化物和所述半导体衬底,以在所述图案化的氮化物与所述半导体衬底之间的界面处诱发位错的形成;以及评估与所形成的位错相关的至少一种特性。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116897416A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for testing stress robustness of semiconductor substrate
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T19%3A28%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=VOLLKOPF%20ALEXANDER&rft.date=2023-10-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116897416A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true