Integrated circuit

An integrated circuit according to an embodiment of the present invention is provided with: a plurality of AD conversion circuits including a first AD conversion circuit and a second AD conversion circuit; and a control circuit that, in order to prevent the first AD conversion circuit from being aff...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	SHIMOJO, YOSHIMITSU
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	SHIMOJO, YOSHIMITSU
description	An integrated circuit according to an embodiment of the present invention is provided with: a plurality of AD conversion circuits including a first AD conversion circuit and a second AD conversion circuit; and a control circuit that, in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit, delays the start timing than the normal start timing in the sampling process of the second AD conversion circuit, but shortens the sampling time, thereby reducing the start timing of the sampling process of the second AD conversion circuit in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit. The end timing of the sampling process of the second AD conversion circuit is controlled so as to be the same as the end timing when the normal sampling process is performed. 本发明的实施方式涉及一种集成电路，具备：多个AD转换电路，包括第一AD转换电路和第二AD转换电路；以及控制电路，为了使上述
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116800264A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116800264A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116800264A3</originalsourceid><addsrcrecordid>eNrjZBDyzCtJTS9KLElNUUjOLEouzSzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhmYWBgZGZiaOxsSoAQAB1CAL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit</title><source>esp@cenet</source><creator>SHIMOJO, YOSHIMITSU</creator><creatorcontrib>SHIMOJO, YOSHIMITSU</creatorcontrib><description>An integrated circuit according to an embodiment of the present invention is provided with: a plurality of AD conversion circuits including a first AD conversion circuit and a second AD conversion circuit; and a control circuit that, in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit, delays the start timing than the normal start timing in the sampling process of the second AD conversion circuit, but shortens the sampling time, thereby reducing the start timing of the sampling process of the second AD conversion circuit in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit. The end timing of the sampling process of the second AD conversion circuit is controlled so as to be the same as the end timing when the normal sampling process is performed. 本发明的实施方式涉及一种集成电路，具备：多个AD转换电路，包括第一AD转换电路和第二AD转换电路；以及控制电路，为了使上述</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230922&DB=EPODOC&CC=CN&NR=116800264A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230922&DB=EPODOC&CC=CN&NR=116800264A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIMOJO, YOSHIMITSU</creatorcontrib><title>Integrated circuit</title><description>An integrated circuit according to an embodiment of the present invention is provided with: a plurality of AD conversion circuits including a first AD conversion circuit and a second AD conversion circuit; and a control circuit that, in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit, delays the start timing than the normal start timing in the sampling process of the second AD conversion circuit, but shortens the sampling time, thereby reducing the start timing of the sampling process of the second AD conversion circuit in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit. The end timing of the sampling process of the second AD conversion circuit is controlled so as to be the same as the end timing when the normal sampling process is performed. 本发明的实施方式涉及一种集成电路，具备：多个AD转换电路，包括第一AD转换电路和第二AD转换电路；以及控制电路，为了使上述</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBDyzCtJTS9KLElNUUjOLEouzSzhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhmYWBgZGZiaOxsSoAQAB1CAL</recordid><startdate>20230922</startdate><enddate>20230922</enddate><creator>SHIMOJO, YOSHIMITSU</creator><scope>EVB</scope></search><sort><creationdate>20230922</creationdate><title>Integrated circuit</title><author>SHIMOJO, YOSHIMITSU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116800264A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIMOJO, YOSHIMITSU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIMOJO, YOSHIMITSU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit</title><date>2023-09-22</date><risdate>2023</risdate><abstract>An integrated circuit according to an embodiment of the present invention is provided with: a plurality of AD conversion circuits including a first AD conversion circuit and a second AD conversion circuit; and a control circuit that, in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit, delays the start timing than the normal start timing in the sampling process of the second AD conversion circuit, but shortens the sampling time, thereby reducing the start timing of the sampling process of the second AD conversion circuit in order to prevent the first AD conversion circuit from being affected by noise generated by the sampling process (S2) of the second AD conversion circuit. The end timing of the sampling process of the second AD conversion circuit is controlled so as to be the same as the end timing when the normal sampling process is performed. 本发明的实施方式涉及一种集成电路，具备：多个AD转换电路，包括第一AD转换电路和第二AD转换电路；以及控制电路，为了使上述</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_CN116800264A
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRICITY
title	Integrated circuit
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T01%3A04%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIMOJO,%20YOSHIMITSU&rft.date=2023-09-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116800264A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true