Wafer-level packaging method and packaging structure for improving image problem

The invention discloses a wafer level packaging method and a packaging structure for improving an image problem. The packaging method comprises the following steps: step 1, carrying out bonding, thinning and silicon etching on a wafer; 2, preparing a black shading layer on the silicon-based surface...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIU YI, DENG JIALEI, ZHENG JIAN, MA SHUYING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIU YI
DENG JIALEI
ZHENG JIAN
MA SHUYING
description The invention discloses a wafer level packaging method and a packaging structure for improving an image problem. The packaging method comprises the following steps: step 1, carrying out bonding, thinning and silicon etching on a wafer; 2, preparing a black shading layer on the silicon-based surface of the wafer; 3, preparing an insulating layer on the silicon-based surface, redistributing a circuit, and setting a solder mask; and 4, growing a solder ball, and cutting to obtain a single chip. According to the wafer-level packaging method and packaging structure for improving the image problem, the black shading layer is prepared through silk-screen printing or 3D printing, the image effect can be improved, dazzle and ghosting can be prevented, the process is simple, the cost is low, exposure and development are not needed, the risk of unclean development does not exist, the binding force of a post-processing process is not affected, and the production efficiency is improved. The method can be used for replacin
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116598326A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116598326A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116598326A3</originalsourceid><addsrcrecordid>eNrjZAgIT0xLLdLNSS1LzVEoSEzOTkzPzEtXyE0tychPUUjMS0ESLC4pKk0uKS1KVUjLL1LIzC0oyi8DiWfmJqanKgB5STmpuTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrUYaFpqXmpJvLOfoaGZqaWFsZGZozExagC0ZDeo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wafer-level packaging method and packaging structure for improving image problem</title><source>esp@cenet</source><creator>LIU YI ; DENG JIALEI ; ZHENG JIAN ; MA SHUYING</creator><creatorcontrib>LIU YI ; DENG JIALEI ; ZHENG JIAN ; MA SHUYING</creatorcontrib><description>The invention discloses a wafer level packaging method and a packaging structure for improving an image problem. The packaging method comprises the following steps: step 1, carrying out bonding, thinning and silicon etching on a wafer; 2, preparing a black shading layer on the silicon-based surface of the wafer; 3, preparing an insulating layer on the silicon-based surface, redistributing a circuit, and setting a solder mask; and 4, growing a solder ball, and cutting to obtain a single chip. According to the wafer-level packaging method and packaging structure for improving the image problem, the black shading layer is prepared through silk-screen printing or 3D printing, the image effect can be improved, dazzle and ghosting can be prevented, the process is simple, the cost is low, exposure and development are not needed, the risk of unclean development does not exist, the binding force of a post-processing process is not affected, and the production efficiency is improved. The method can be used for replacin</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230815&amp;DB=EPODOC&amp;CC=CN&amp;NR=116598326A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230815&amp;DB=EPODOC&amp;CC=CN&amp;NR=116598326A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU YI</creatorcontrib><creatorcontrib>DENG JIALEI</creatorcontrib><creatorcontrib>ZHENG JIAN</creatorcontrib><creatorcontrib>MA SHUYING</creatorcontrib><title>Wafer-level packaging method and packaging structure for improving image problem</title><description>The invention discloses a wafer level packaging method and a packaging structure for improving an image problem. The packaging method comprises the following steps: step 1, carrying out bonding, thinning and silicon etching on a wafer; 2, preparing a black shading layer on the silicon-based surface of the wafer; 3, preparing an insulating layer on the silicon-based surface, redistributing a circuit, and setting a solder mask; and 4, growing a solder ball, and cutting to obtain a single chip. According to the wafer-level packaging method and packaging structure for improving the image problem, the black shading layer is prepared through silk-screen printing or 3D printing, the image effect can be improved, dazzle and ghosting can be prevented, the process is simple, the cost is low, exposure and development are not needed, the risk of unclean development does not exist, the binding force of a post-processing process is not affected, and the production efficiency is improved. The method can be used for replacin</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgIT0xLLdLNSS1LzVEoSEzOTkzPzEtXyE0tychPUUjMS0ESLC4pKk0uKS1KVUjLL1LIzC0oyi8DiWfmJqanKgB5STmpuTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrUYaFpqXmpJvLOfoaGZqaWFsZGZozExagC0ZDeo</recordid><startdate>20230815</startdate><enddate>20230815</enddate><creator>LIU YI</creator><creator>DENG JIALEI</creator><creator>ZHENG JIAN</creator><creator>MA SHUYING</creator><scope>EVB</scope></search><sort><creationdate>20230815</creationdate><title>Wafer-level packaging method and packaging structure for improving image problem</title><author>LIU YI ; DENG JIALEI ; ZHENG JIAN ; MA SHUYING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116598326A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU YI</creatorcontrib><creatorcontrib>DENG JIALEI</creatorcontrib><creatorcontrib>ZHENG JIAN</creatorcontrib><creatorcontrib>MA SHUYING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU YI</au><au>DENG JIALEI</au><au>ZHENG JIAN</au><au>MA SHUYING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wafer-level packaging method and packaging structure for improving image problem</title><date>2023-08-15</date><risdate>2023</risdate><abstract>The invention discloses a wafer level packaging method and a packaging structure for improving an image problem. The packaging method comprises the following steps: step 1, carrying out bonding, thinning and silicon etching on a wafer; 2, preparing a black shading layer on the silicon-based surface of the wafer; 3, preparing an insulating layer on the silicon-based surface, redistributing a circuit, and setting a solder mask; and 4, growing a solder ball, and cutting to obtain a single chip. According to the wafer-level packaging method and packaging structure for improving the image problem, the black shading layer is prepared through silk-screen printing or 3D printing, the image effect can be improved, dazzle and ghosting can be prevented, the process is simple, the cost is low, exposure and development are not needed, the risk of unclean development does not exist, the binding force of a post-processing process is not affected, and the production efficiency is improved. The method can be used for replacin</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116598326A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Wafer-level packaging method and packaging structure for improving image problem
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T22%3A31%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU%20YI&rft.date=2023-08-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116598326A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true