Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same
Disclosed herein are a printed circuit board, a power semiconductor module arrangement including the same, and a method of assembling the same. The printed circuit board includes: a dielectric insulating layer (820) having a top side facing a first side and a bottom side opposite the first side faci...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MICHALSKI STEVEN BOENIG GUIDO |
| description | Disclosed herein are a printed circuit board, a power semiconductor module arrangement including the same, and a method of assembling the same. The printed circuit board includes: a dielectric insulating layer (820) having a top side facing a first side and a bottom side opposite the first side facing a second side of the dielectric insulating layer (820); at least one conductive trace (822) formed on the dielectric insulating layer (820); and one or more conductor rails (330, 332, 334, 336) wherein each of the one or more conductor rails (330, 332, 334, 336) is mechanically coupled to the dielectric insulating layer (820), and a first portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the first side, and a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the second side. And a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on a second side of the dielectric insulating layer (820).
本文公开 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116507018A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116507018A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116507018A3</originalsourceid><addsrcrecordid>eNqNjLsKwkAQANNYiPoPa6-QID5aCYqVWNiHzd0mHtzthr07_AO_2wiWFlZTzDDT4nVTx4ksGKcmuwStoNoVDPIkhUjBGWGbTRKFIDZ7AlRF7ikQJ4hJR5eVwLHx2TruYfh9RLYQKD3EgnSAcXy3_tNHDDQvJh36SIsvZ8XyfLrXlzUN0lAc0BBTauprVe225b6sDsfNP80bwetMSQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same</title><source>esp@cenet</source><creator>MICHALSKI STEVEN ; BOENIG GUIDO</creator><creatorcontrib>MICHALSKI STEVEN ; BOENIG GUIDO</creatorcontrib><description>Disclosed herein are a printed circuit board, a power semiconductor module arrangement including the same, and a method of assembling the same. The printed circuit board includes: a dielectric insulating layer (820) having a top side facing a first side and a bottom side opposite the first side facing a second side of the dielectric insulating layer (820); at least one conductive trace (822) formed on the dielectric insulating layer (820); and one or more conductor rails (330, 332, 334, 336) wherein each of the one or more conductor rails (330, 332, 334, 336) is mechanically coupled to the dielectric insulating layer (820), and a first portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the first side, and a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the second side. And a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on a second side of the dielectric insulating layer (820).
本文公开</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230728&DB=EPODOC&CC=CN&NR=116507018A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230728&DB=EPODOC&CC=CN&NR=116507018A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MICHALSKI STEVEN</creatorcontrib><creatorcontrib>BOENIG GUIDO</creatorcontrib><title>Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same</title><description>Disclosed herein are a printed circuit board, a power semiconductor module arrangement including the same, and a method of assembling the same. The printed circuit board includes: a dielectric insulating layer (820) having a top side facing a first side and a bottom side opposite the first side facing a second side of the dielectric insulating layer (820); at least one conductive trace (822) formed on the dielectric insulating layer (820); and one or more conductor rails (330, 332, 334, 336) wherein each of the one or more conductor rails (330, 332, 334, 336) is mechanically coupled to the dielectric insulating layer (820), and a first portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the first side, and a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the second side. And a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on a second side of the dielectric insulating layer (820).
本文公开</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLsKwkAQANNYiPoPa6-QID5aCYqVWNiHzd0mHtzthr07_AO_2wiWFlZTzDDT4nVTx4ksGKcmuwStoNoVDPIkhUjBGWGbTRKFIDZ7AlRF7ikQJ4hJR5eVwLHx2TruYfh9RLYQKD3EgnSAcXy3_tNHDDQvJh36SIsvZ8XyfLrXlzUN0lAc0BBTauprVe225b6sDsfNP80bwetMSQ</recordid><startdate>20230728</startdate><enddate>20230728</enddate><creator>MICHALSKI STEVEN</creator><creator>BOENIG GUIDO</creator><scope>EVB</scope></search><sort><creationdate>20230728</creationdate><title>Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same</title><author>MICHALSKI STEVEN ; BOENIG GUIDO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116507018A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>MICHALSKI STEVEN</creatorcontrib><creatorcontrib>BOENIG GUIDO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MICHALSKI STEVEN</au><au>BOENIG GUIDO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same</title><date>2023-07-28</date><risdate>2023</risdate><abstract>Disclosed herein are a printed circuit board, a power semiconductor module arrangement including the same, and a method of assembling the same. The printed circuit board includes: a dielectric insulating layer (820) having a top side facing a first side and a bottom side opposite the first side facing a second side of the dielectric insulating layer (820); at least one conductive trace (822) formed on the dielectric insulating layer (820); and one or more conductor rails (330, 332, 334, 336) wherein each of the one or more conductor rails (330, 332, 334, 336) is mechanically coupled to the dielectric insulating layer (820), and a first portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the first side, and a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on the second side. And a second portion of each of the one or more conductor rails (330, 332, 334, 336) is arranged on a second side of the dielectric insulating layer (820).
本文公开</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN116507018A |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | Printed circuit board, power semiconductor module arrangement structure including printed circuit board, and method of assembling same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T22%3A17%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MICHALSKI%20STEVEN&rft.date=2023-07-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116507018A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |