Multi-layer circuit board for semiconductor chip assembly

一种用于半导体芯片组件的多层电路板,其包括衬底板、绝缘层、固定-电位引线层、通孔和金属层。该衬底板有主表面。绝缘层堆叠在衬底板的主表面上并有引线层形成。固定-电位引线层构成引线层部分。金属层填充在通孔中。与主表面接触的一绝缘层形成在该衬底板上,同时金属层下端与该衬底板的主表面接触。堆叠形成在绝缘层上与衬底板的主表面接触的其它绝缘层,同时金属层下端与一个绝缘层的固定-电位引线层的上表面接触。所述填充在所述通孔中的金属层是由铜制成。金被施加在填充通孔的所述铜金属层的底端。 A multilayered circuit board for a semiconductor chip module in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HIRASAWA HIROKI,ONO TERUO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:一种用于半导体芯片组件的多层电路板,其包括衬底板、绝缘层、固定-电位引线层、通孔和金属层。该衬底板有主表面。绝缘层堆叠在衬底板的主表面上并有引线层形成。固定-电位引线层构成引线层部分。金属层填充在通孔中。与主表面接触的一绝缘层形成在该衬底板上,同时金属层下端与该衬底板的主表面接触。堆叠形成在绝缘层上与衬底板的主表面接触的其它绝缘层,同时金属层下端与一个绝缘层的固定-电位引线层的上表面接触。所述填充在所述通孔中的金属层是由铜制成。金被施加在填充通孔的所述铜金属层的底端。 A multilayered circuit board for a semiconductor chip module includes an underlying board, insulating layers, fixed-potential wiring layers, via holes, and metal layers. The underlying board has a major surface made of a metal material to which a fixed potential is applied. The insulating layers are stacked on the major surface of the underlying board and have wiring layers formed on their surfaces. The fixed-potential wiring layers constitute part of the wiring layers formed on the insulating layers. The via holes are formed below the fixed-potential wiring layers to extend through the insulating layers. The metal layers are filled in the via holes so as to make upper ends be connected to the lower surfaces of the fixed-potential wiring layers. One of the insulating layers in contact with the major surface of the underlying board is formed on the underlying board while the lower end of the metal layer is in contact with the major surface of the underlying board. The other insulating layer formed on the insulating layer in contact with the major surface of the underlying board is stacked while the lower end of the metal layer is in contact with the upper surface of the fixed-potential wiring layer of one insulating layer.