Apparatus and method for parallelizing transistors
Methods, apparatus, systems, and articles of manufacture for parallelizing transistors (102, 105, 108, 111) are described. An example apparatus includes a first transistor (102, 105) on a first die (114, 116) and a second transistor (108, 111) on a second die (118, 120). The example apparatus includ...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Methods, apparatus, systems, and articles of manufacture for parallelizing transistors (102, 105, 108, 111) are described. An example apparatus includes a first transistor (102, 105) on a first die (114, 116) and a second transistor (108, 111) on a second die (118, 120). The example apparatus includes parallel feedback terminals coupled to the first die (114, 116) and the second die (118, 120) and a current sensor (136, 138, 140, 142) including a first contact (137a, 137c, 137e, 137g) and a second contact (137b, 137d, 137f, 137h). The example apparatus includes a resistor coupled to the current sensor (136, 138, 140, 142) and at least one of a switching terminal (117) or a ground terminal (119). The example apparatus includes an active drive controller (180, 182, 184, 186) including a first input coupled to the resistor, a second input coupled to the parallel feedback terminal, and an output coupled to the parallel feedback terminal. The example apparatus includes an edge delay controller (172, 174, 176, 178) |
---|