Hardware verification of dynamically generated code
In one embodiment, dynamically generated code may be supported in a system by ensuring that the code remains executed or exits to a valid exit address in a set of valid exit addresses within a predefined region of memory. Software implementations are described in which the dynamically generated code...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | In one embodiment, dynamically generated code may be supported in a system by ensuring that the code remains executed or exits to a valid exit address in a set of valid exit addresses within a predefined region of memory. Software implementations are described in which the dynamically generated code is scanned before permitting execution of the dynamically generated code to ensure that various criteria are met, including exclusion of certain unallowed instructions and control branch target addresses. Hardware embodiments are described in which the dynamically generated code is permitted to execute, but monitored to ensure that the execution criteria are met.
在一个实施方案中,通过确保动态生成的代码在存储器的预定义区内保持执行或者退出到一组有效退出地址中的一个有效退出地址,可在系统中支持该代码。描述了软件实施方案,其中在许可执行该动态生成的代码之前扫描该动态生成的代码以确保满足各种标准,这些标准包括排除某些不被允许的指令和控制分支目标地址。描述了硬件实施方案,其中该动态生成的代码被许可执行,但被监测以确保满足这些执行标准。 |
---|