Method for improving single event burnout resistance of MOSFET

The invention discloses a method for improving single event burnout resistance of a metal oxide semiconductor field effect transistor (MOSFET), and belongs to the field of semiconductor power devices. The bottom oxidation layer at the bottom of the trench is thickened by utilizing bottom local oxida...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: XU HAIMING, TANG XINYU, ZHANG QINGDONG, LIAO YUANBAO, XU ZHENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator XU HAIMING
TANG XINYU
ZHANG QINGDONG
LIAO YUANBAO
XU ZHENG
description The invention discloses a method for improving single event burnout resistance of a metal oxide semiconductor field effect transistor (MOSFET), and belongs to the field of semiconductor power devices. The bottom oxidation layer at the bottom of the trench is thickened by utilizing bottom local oxidation, so that the single-particle gate-through resistance is improved; the trap injection process is carried out before the gate oxide process, and a trench side wall sacrifice oxidation process is utilized to achieve the purpose of junction pushing; a low-temperature wet oxygen process is adopted in the gate oxide process, so that the anti-total dose characteristic of the trench-type MOSFET is ensured; the hard masking layer etched by the groove is reserved before the polycrystal process, so that a certain height difference is formed between the polycrystal surface and the silicon surface; and removing silicon dioxide and silicon nitride layers of the hard masking layer of the groove in the cellular region through
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116313764A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116313764A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116313764A3</originalsourceid><addsrcrecordid>eNrjZLDzTS3JyE9RSMsvUsjMLSjKL8vMS1coBhI5qQqpZal5JQpJpUV5-aUlCkWpxZnFJYl5yakK-WkKvv7Bbq4hPAysaYk5xam8UJqbQREo6uyhm1qQH59aXJCYnJqXWhLv7GdoaGZsaGxuZuJoTIwaAEBuMC8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for improving single event burnout resistance of MOSFET</title><source>esp@cenet</source><creator>XU HAIMING ; TANG XINYU ; ZHANG QINGDONG ; LIAO YUANBAO ; XU ZHENG</creator><creatorcontrib>XU HAIMING ; TANG XINYU ; ZHANG QINGDONG ; LIAO YUANBAO ; XU ZHENG</creatorcontrib><description>The invention discloses a method for improving single event burnout resistance of a metal oxide semiconductor field effect transistor (MOSFET), and belongs to the field of semiconductor power devices. The bottom oxidation layer at the bottom of the trench is thickened by utilizing bottom local oxidation, so that the single-particle gate-through resistance is improved; the trap injection process is carried out before the gate oxide process, and a trench side wall sacrifice oxidation process is utilized to achieve the purpose of junction pushing; a low-temperature wet oxygen process is adopted in the gate oxide process, so that the anti-total dose characteristic of the trench-type MOSFET is ensured; the hard masking layer etched by the groove is reserved before the polycrystal process, so that a certain height difference is formed between the polycrystal surface and the silicon surface; and removing silicon dioxide and silicon nitride layers of the hard masking layer of the groove in the cellular region through</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230623&amp;DB=EPODOC&amp;CC=CN&amp;NR=116313764A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230623&amp;DB=EPODOC&amp;CC=CN&amp;NR=116313764A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XU HAIMING</creatorcontrib><creatorcontrib>TANG XINYU</creatorcontrib><creatorcontrib>ZHANG QINGDONG</creatorcontrib><creatorcontrib>LIAO YUANBAO</creatorcontrib><creatorcontrib>XU ZHENG</creatorcontrib><title>Method for improving single event burnout resistance of MOSFET</title><description>The invention discloses a method for improving single event burnout resistance of a metal oxide semiconductor field effect transistor (MOSFET), and belongs to the field of semiconductor power devices. The bottom oxidation layer at the bottom of the trench is thickened by utilizing bottom local oxidation, so that the single-particle gate-through resistance is improved; the trap injection process is carried out before the gate oxide process, and a trench side wall sacrifice oxidation process is utilized to achieve the purpose of junction pushing; a low-temperature wet oxygen process is adopted in the gate oxide process, so that the anti-total dose characteristic of the trench-type MOSFET is ensured; the hard masking layer etched by the groove is reserved before the polycrystal process, so that a certain height difference is formed between the polycrystal surface and the silicon surface; and removing silicon dioxide and silicon nitride layers of the hard masking layer of the groove in the cellular region through</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDzTS3JyE9RSMsvUsjMLSjKL8vMS1coBhI5qQqpZal5JQpJpUV5-aUlCkWpxZnFJYl5yakK-WkKvv7Bbq4hPAysaYk5xam8UJqbQREo6uyhm1qQH59aXJCYnJqXWhLv7GdoaGZsaGxuZuJoTIwaAEBuMC8</recordid><startdate>20230623</startdate><enddate>20230623</enddate><creator>XU HAIMING</creator><creator>TANG XINYU</creator><creator>ZHANG QINGDONG</creator><creator>LIAO YUANBAO</creator><creator>XU ZHENG</creator><scope>EVB</scope></search><sort><creationdate>20230623</creationdate><title>Method for improving single event burnout resistance of MOSFET</title><author>XU HAIMING ; TANG XINYU ; ZHANG QINGDONG ; LIAO YUANBAO ; XU ZHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116313764A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>XU HAIMING</creatorcontrib><creatorcontrib>TANG XINYU</creatorcontrib><creatorcontrib>ZHANG QINGDONG</creatorcontrib><creatorcontrib>LIAO YUANBAO</creatorcontrib><creatorcontrib>XU ZHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XU HAIMING</au><au>TANG XINYU</au><au>ZHANG QINGDONG</au><au>LIAO YUANBAO</au><au>XU ZHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for improving single event burnout resistance of MOSFET</title><date>2023-06-23</date><risdate>2023</risdate><abstract>The invention discloses a method for improving single event burnout resistance of a metal oxide semiconductor field effect transistor (MOSFET), and belongs to the field of semiconductor power devices. The bottom oxidation layer at the bottom of the trench is thickened by utilizing bottom local oxidation, so that the single-particle gate-through resistance is improved; the trap injection process is carried out before the gate oxide process, and a trench side wall sacrifice oxidation process is utilized to achieve the purpose of junction pushing; a low-temperature wet oxygen process is adopted in the gate oxide process, so that the anti-total dose characteristic of the trench-type MOSFET is ensured; the hard masking layer etched by the groove is reserved before the polycrystal process, so that a certain height difference is formed between the polycrystal surface and the silicon surface; and removing silicon dioxide and silicon nitride layers of the hard masking layer of the groove in the cellular region through</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116313764A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for improving single event burnout resistance of MOSFET
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T17%3A31%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XU%20HAIMING&rft.date=2023-06-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116313764A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true