Chip low-power-consumption enable control circuit

Chip low-power-consumption enable control circuit

The invention provides a low-power-consumption enable control circuit for a chip. The low-power-consumption enable control circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) tube MP0, an NMOS (N-channel Metal Oxide Semiconductor) tube MN0, a resistor R2, a resistor R3, a resistor R4, a Z...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHOU ACHENG, CHEN SHUSHU
Format: Patent
Sprache:chi ; eng
Schlagworte:
APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS
CONTROL OR REGULATION THEREOF
CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER
CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
ELECTRICITY
GENERATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHOU ACHENG
CHEN SHUSHU
description The invention provides a low-power-consumption enable control circuit for a chip. The low-power-consumption enable control circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) tube MP0, an NMOS (N-channel Metal Oxide Semiconductor) tube MN0, a resistor R2, a resistor R3, a resistor R4, a Zener tube D1, a Zener tube D2 and a bias current generating circuit, one end of the resistor R2 is connected with an enabling end EN of the chip, the other end of the resistor R2 is connected with a grid electrode of the PMOS tube MP0 and an anode of the Zener tube D1, a drain electrode of the PMOS tube MP0 is grounded, a cathode of the Zener tube D1 is connected with a source electrode of the PMOS tube MP0, a cathode of the Zener tube D2, one end of the resistor R3 and a grid electrode of the NMOS tube MN0, a drain electrode of the NMOS tube MN0 is connected with one end of the resistor R4, the other end of the resistor R3 and the other end of the resistor R4 are connected with a power supply VCC, and the other en
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN116094304A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN116094304A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN116094304A3</originalsourceid><addsrcrecordid>eNrjZDB0zsgsUMjJL9ctyC9PLdJNzs8rLs0tKMnMz1NIzUtMyklVAAqVFOXnKCRnFiWXZpbwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQzMDSxNjAxNHY2LUAAC7fywH</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chip low-power-consumption enable control circuit</title><source>esp@cenet</source><creator>ZHOU ACHENG ; CHEN SHUSHU</creator><creatorcontrib>ZHOU ACHENG ; CHEN SHUSHU</creatorcontrib><description>The invention provides a low-power-consumption enable control circuit for a chip. The low-power-consumption enable control circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) tube MP0, an NMOS (N-channel Metal Oxide Semiconductor) tube MN0, a resistor R2, a resistor R3, a resistor R4, a Zener tube D1, a Zener tube D2 and a bias current generating circuit, one end of the resistor R2 is connected with an enabling end EN of the chip, the other end of the resistor R2 is connected with a grid electrode of the PMOS tube MP0 and an anode of the Zener tube D1, a drain electrode of the PMOS tube MP0 is grounded, a cathode of the Zener tube D1 is connected with a source electrode of the PMOS tube MP0, a cathode of the Zener tube D2, one end of the resistor R3 and a grid electrode of the NMOS tube MN0, a drain electrode of the NMOS tube MN0 is connected with one end of the resistor R4, the other end of the resistor R3 and the other end of the resistor R4 are connected with a power supply VCC, and the other en</description><language>chi ; eng</language><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS ; CONTROL OR REGULATION THEREOF ; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230509&amp;DB=EPODOC&amp;CC=CN&amp;NR=116094304A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230509&amp;DB=EPODOC&amp;CC=CN&amp;NR=116094304A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHOU ACHENG</creatorcontrib><creatorcontrib>CHEN SHUSHU</creatorcontrib><title>Chip low-power-consumption enable control circuit</title><description>The invention provides a low-power-consumption enable control circuit for a chip. The low-power-consumption enable control circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) tube MP0, an NMOS (N-channel Metal Oxide Semiconductor) tube MN0, a resistor R2, a resistor R3, a resistor R4, a Zener tube D1, a Zener tube D2 and a bias current generating circuit, one end of the resistor R2 is connected with an enabling end EN of the chip, the other end of the resistor R2 is connected with a grid electrode of the PMOS tube MP0 and an anode of the Zener tube D1, a drain electrode of the PMOS tube MP0 is grounded, a cathode of the Zener tube D1 is connected with a source electrode of the PMOS tube MP0, a cathode of the Zener tube D2, one end of the resistor R3 and a grid electrode of the NMOS tube MN0, a drain electrode of the NMOS tube MN0 is connected with one end of the resistor R4, the other end of the resistor R3 and the other end of the resistor R4 are connected with a power supply VCC, and the other en</description><subject>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</subject><subject>CONTROL OR REGULATION THEREOF</subject><subject>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB0zsgsUMjJL9ctyC9PLdJNzs8rLs0tKMnMz1NIzUtMyklVAAqVFOXnKCRnFiWXZpbwMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JJ4Zz9DQzMDSxNjAxNHY2LUAAC7fywH</recordid><startdate>20230509</startdate><enddate>20230509</enddate><creator>ZHOU ACHENG</creator><creator>CHEN SHUSHU</creator><scope>EVB</scope></search><sort><creationdate>20230509</creationdate><title>Chip low-power-consumption enable control circuit</title><author>ZHOU ACHENG ; CHEN SHUSHU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN116094304A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS</topic><topic>CONTROL OR REGULATION THEREOF</topic><topic>CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHOU ACHENG</creatorcontrib><creatorcontrib>CHEN SHUSHU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHOU ACHENG</au><au>CHEN SHUSHU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chip low-power-consumption enable control circuit</title><date>2023-05-09</date><risdate>2023</risdate><abstract>The invention provides a low-power-consumption enable control circuit for a chip. The low-power-consumption enable control circuit comprises a PMOS (P-channel Metal Oxide Semiconductor) tube MP0, an NMOS (N-channel Metal Oxide Semiconductor) tube MN0, a resistor R2, a resistor R3, a resistor R4, a Zener tube D1, a Zener tube D2 and a bias current generating circuit, one end of the resistor R2 is connected with an enabling end EN of the chip, the other end of the resistor R2 is connected with a grid electrode of the PMOS tube MP0 and an anode of the Zener tube D1, a drain electrode of the PMOS tube MP0 is grounded, a cathode of the Zener tube D1 is connected with a source electrode of the PMOS tube MP0, a cathode of the Zener tube D2, one end of the resistor R3 and a grid electrode of the NMOS tube MN0, a drain electrode of the NMOS tube MN0 is connected with one end of the resistor R4, the other end of the resistor R3 and the other end of the resistor R4 are connected with a power supply VCC, and the other en</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN116094304A
source esp@cenet
subjects APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS
CONTROL OR REGULATION THEREOF
CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER
CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
ELECTRICITY
GENERATION
title Chip low-power-consumption enable control circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T19%3A55%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHOU%20ACHENG&rft.date=2023-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN116094304A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true