10T calculation unit and system for single-bit in-memory calculation

The invention relates to a 10T calculation unit and system for single-bit in-memory calculation. The 10T calculation unit comprises a storage circuit and a calculation circuit; the storage circuit is connected with the calculation circuit; the calculation circuit performs a single bit weight operati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHOU YUMEI, QIAO SHUSHAN, HUANG MAOSEN, CHANDRON
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The invention relates to a 10T calculation unit and system for single-bit in-memory calculation. The 10T calculation unit comprises a storage circuit and a calculation circuit; the storage circuit is connected with the calculation circuit; the calculation circuit performs a single bit weight operation based on the weight stored in the storage circuit. According to the invention, the calculation circuit is adopted to carry out single-bit weight operation based on the weight stored in the storage circuit, so that the problem of write interference can be avoided, and the calculation speed is increased. 本发明涉及一种用于单比特存内计算的10T计算单元及系统。所述10T计算单元包括:包括:存储电路和计算电路;所述存储电路与所述计算电路连接;所述计算电路基于所述存储电路中存储的权重进行单比特权重运算。本发明采用计算电路基于存储电路中存储的权重进行单比特权重运算,能够避免出现写干扰问题的同时,加快计算的速度。