RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device
The invention discloses a ZUC algorithm implementation method based on an RISC-V architecture, a coprocessor and an arithmetic device, and belongs to the technical field of ZUC algorithm implementation. According to the method, the RISC-V extended instruction set is added into the hardware logic str...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YUAN GUOCAI WANG QINGNIAN WANG PEIRAN HUANG XIU LUO ZHANGQI YE YAOWEN WANG JIANGTAO TAKATERU WU LULU HUANG ZHE ZHOU SICHENG WAN LI LI CHENQI ZHANG XUNCHEN FAN RONG YUAN GANG ZHOU HAOYU |
| description | The invention discloses a ZUC algorithm implementation method based on an RISC-V architecture, a coprocessor and an arithmetic device, and belongs to the technical field of ZUC algorithm implementation. According to the method, the RISC-V extended instruction set is added into the hardware logic structure of the processor by utilizing the characteristics of high operation speed and high software programming flexibility of the hardware logic structure, so that the processor can call the extended instruction set at the instruction set level; therefore, the execution capability of the processor on the ZUM algorithm is improved on the basis of increasing the richness of the instruction set of the processor. The RISC-V extended instruction set oriented to the ZUC algorithm provided by the invention has good flexibility, and developers can decide whether to add the extended instruction set into the hardware logic structure of the processor or not according to whether the requirement for the ZUC algorithm exists or |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115865312A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115865312A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115865312A3</originalsourceid><addsrcrecordid>eNqNzL0OAUEUhuFtFIJ7OHpbrM2KViaERuGv0DBmPnaSnTmTmcP1I3EBqrd58vaL626zV-WJdDKtExh5JpQ3nWHpfFSkuwcnJ60n52MHjyBaHAfykJbthAzHxAY5cyId7Ofz1RBnyOLlDIZF7667jNGvg2K8Wh7UukTkC3LUBgFyUduqauazpq6mi_of8waC5z0V</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device</title><source>esp@cenet</source><creator>YUAN GUOCAI ; WANG QINGNIAN ; WANG PEIRAN ; HUANG XIU ; LUO ZHANGQI ; YE YAOWEN ; WANG JIANGTAO ; TAKATERU ; WU LULU ; HUANG ZHE ; ZHOU SICHENG ; WAN LI ; LI CHENQI ; ZHANG XUNCHEN ; FAN RONG ; YUAN GANG ; ZHOU HAOYU</creator><creatorcontrib>YUAN GUOCAI ; WANG QINGNIAN ; WANG PEIRAN ; HUANG XIU ; LUO ZHANGQI ; YE YAOWEN ; WANG JIANGTAO ; TAKATERU ; WU LULU ; HUANG ZHE ; ZHOU SICHENG ; WAN LI ; LI CHENQI ; ZHANG XUNCHEN ; FAN RONG ; YUAN GANG ; ZHOU HAOYU</creatorcontrib><description>The invention discloses a ZUC algorithm implementation method based on an RISC-V architecture, a coprocessor and an arithmetic device, and belongs to the technical field of ZUC algorithm implementation. According to the method, the RISC-V extended instruction set is added into the hardware logic structure of the processor by utilizing the characteristics of high operation speed and high software programming flexibility of the hardware logic structure, so that the processor can call the extended instruction set at the instruction set level; therefore, the execution capability of the processor on the ZUM algorithm is improved on the basis of increasing the richness of the instruction set of the processor. The RISC-V extended instruction set oriented to the ZUC algorithm provided by the invention has good flexibility, and developers can decide whether to add the extended instruction set into the hardware logic structure of the processor or not according to whether the requirement for the ZUC algorithm exists or</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230328&DB=EPODOC&CC=CN&NR=115865312A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230328&DB=EPODOC&CC=CN&NR=115865312A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YUAN GUOCAI</creatorcontrib><creatorcontrib>WANG QINGNIAN</creatorcontrib><creatorcontrib>WANG PEIRAN</creatorcontrib><creatorcontrib>HUANG XIU</creatorcontrib><creatorcontrib>LUO ZHANGQI</creatorcontrib><creatorcontrib>YE YAOWEN</creatorcontrib><creatorcontrib>WANG JIANGTAO</creatorcontrib><creatorcontrib>TAKATERU</creatorcontrib><creatorcontrib>WU LULU</creatorcontrib><creatorcontrib>HUANG ZHE</creatorcontrib><creatorcontrib>ZHOU SICHENG</creatorcontrib><creatorcontrib>WAN LI</creatorcontrib><creatorcontrib>LI CHENQI</creatorcontrib><creatorcontrib>ZHANG XUNCHEN</creatorcontrib><creatorcontrib>FAN RONG</creatorcontrib><creatorcontrib>YUAN GANG</creatorcontrib><creatorcontrib>ZHOU HAOYU</creatorcontrib><title>RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device</title><description>The invention discloses a ZUC algorithm implementation method based on an RISC-V architecture, a coprocessor and an arithmetic device, and belongs to the technical field of ZUC algorithm implementation. According to the method, the RISC-V extended instruction set is added into the hardware logic structure of the processor by utilizing the characteristics of high operation speed and high software programming flexibility of the hardware logic structure, so that the processor can call the extended instruction set at the instruction set level; therefore, the execution capability of the processor on the ZUM algorithm is improved on the basis of increasing the richness of the instruction set of the processor. The RISC-V extended instruction set oriented to the ZUC algorithm provided by the invention has good flexibility, and developers can decide whether to add the extended instruction set into the hardware logic structure of the processor or not according to whether the requirement for the ZUC algorithm exists or</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzL0OAUEUhuFtFIJ7OHpbrM2KViaERuGv0DBmPnaSnTmTmcP1I3EBqrd58vaL626zV-WJdDKtExh5JpQ3nWHpfFSkuwcnJ60n52MHjyBaHAfykJbthAzHxAY5cyId7Ofz1RBnyOLlDIZF7667jNGvg2K8Wh7UukTkC3LUBgFyUduqauazpq6mi_of8waC5z0V</recordid><startdate>20230328</startdate><enddate>20230328</enddate><creator>YUAN GUOCAI</creator><creator>WANG QINGNIAN</creator><creator>WANG PEIRAN</creator><creator>HUANG XIU</creator><creator>LUO ZHANGQI</creator><creator>YE YAOWEN</creator><creator>WANG JIANGTAO</creator><creator>TAKATERU</creator><creator>WU LULU</creator><creator>HUANG ZHE</creator><creator>ZHOU SICHENG</creator><creator>WAN LI</creator><creator>LI CHENQI</creator><creator>ZHANG XUNCHEN</creator><creator>FAN RONG</creator><creator>YUAN GANG</creator><creator>ZHOU HAOYU</creator><scope>EVB</scope></search><sort><creationdate>20230328</creationdate><title>RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device</title><author>YUAN GUOCAI ; WANG QINGNIAN ; WANG PEIRAN ; HUANG XIU ; LUO ZHANGQI ; YE YAOWEN ; WANG JIANGTAO ; TAKATERU ; WU LULU ; HUANG ZHE ; ZHOU SICHENG ; WAN LI ; LI CHENQI ; ZHANG XUNCHEN ; FAN RONG ; YUAN GANG ; ZHOU HAOYU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115865312A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>YUAN GUOCAI</creatorcontrib><creatorcontrib>WANG QINGNIAN</creatorcontrib><creatorcontrib>WANG PEIRAN</creatorcontrib><creatorcontrib>HUANG XIU</creatorcontrib><creatorcontrib>LUO ZHANGQI</creatorcontrib><creatorcontrib>YE YAOWEN</creatorcontrib><creatorcontrib>WANG JIANGTAO</creatorcontrib><creatorcontrib>TAKATERU</creatorcontrib><creatorcontrib>WU LULU</creatorcontrib><creatorcontrib>HUANG ZHE</creatorcontrib><creatorcontrib>ZHOU SICHENG</creatorcontrib><creatorcontrib>WAN LI</creatorcontrib><creatorcontrib>LI CHENQI</creatorcontrib><creatorcontrib>ZHANG XUNCHEN</creatorcontrib><creatorcontrib>FAN RONG</creatorcontrib><creatorcontrib>YUAN GANG</creatorcontrib><creatorcontrib>ZHOU HAOYU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YUAN GUOCAI</au><au>WANG QINGNIAN</au><au>WANG PEIRAN</au><au>HUANG XIU</au><au>LUO ZHANGQI</au><au>YE YAOWEN</au><au>WANG JIANGTAO</au><au>TAKATERU</au><au>WU LULU</au><au>HUANG ZHE</au><au>ZHOU SICHENG</au><au>WAN LI</au><au>LI CHENQI</au><au>ZHANG XUNCHEN</au><au>FAN RONG</au><au>YUAN GANG</au><au>ZHOU HAOYU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device</title><date>2023-03-28</date><risdate>2023</risdate><abstract>The invention discloses a ZUC algorithm implementation method based on an RISC-V architecture, a coprocessor and an arithmetic device, and belongs to the technical field of ZUC algorithm implementation. According to the method, the RISC-V extended instruction set is added into the hardware logic structure of the processor by utilizing the characteristics of high operation speed and high software programming flexibility of the hardware logic structure, so that the processor can call the extended instruction set at the instruction set level; therefore, the execution capability of the processor on the ZUM algorithm is improved on the basis of increasing the richness of the instruction set of the processor. The RISC-V extended instruction set oriented to the ZUC algorithm provided by the invention has good flexibility, and developers can decide whether to add the extended instruction set into the hardware logic structure of the processor or not according to whether the requirement for the ZUC algorithm exists or</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN115865312A |
| source | esp@cenet |
| subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | RISC-V architecture-based ZUC algorithm implementation method, coprocessor and arithmetic device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T19%3A32%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YUAN%20GUOCAI&rft.date=2023-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115865312A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |