Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition
The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is comp...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!