Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition

The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is comp...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LI WEICAO, ZOU SHUN, LI JIE, YANG CHENGUANG, SHA XINLE
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LI WEICAO
ZOU SHUN
LI JIE
YANG CHENGUANG
SHA XINLE
description The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is composed of a low-voltage capacitor C and a resistor R, and the pulse large-current follow current circuit is composed of a high-voltage capacitor C0, a control switch S0, an inductor L0 and a diode D0; the invention further discloses a measuring method of the measuring device, the semiconductor to be measured does not bear high voltage in the whole measuring process, a low-voltage sensor with a small measuring range can be used for measurement, and the measuring precision is ensured. The method solves the problem of measurement of the on-state voltage drop of the semiconductor under the working condition of pulse large current, and can be used for design guidance of a semiconductor branch in a hybrid circuit breaker t
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115712049A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115712049A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115712049A3</originalsourceid><addsrcrecordid>eNqNzT0KwkAQhuE0FqLeYTxAwPiDWEpQrGy0D8vuGBezM8vsrGLpzU3AA1h9zcP3jovPBYO3TC5bZQGmMqlRhCd3aloEJxxBMSkE4wmsF5u9gnLkjts3GHIQ0KQsGJB6hXpnB5kcCsTcJYTOSH9ks8gAXiwPTy0MTa-eaVqMbqZ3s99OivnxcK1PJUZuMEVjkVCb-lxVm221XKx3-9U_5gtDlkrh</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition</title><source>esp@cenet</source><creator>LI WEICAO ; ZOU SHUN ; LI JIE ; YANG CHENGUANG ; SHA XINLE</creator><creatorcontrib>LI WEICAO ; ZOU SHUN ; LI JIE ; YANG CHENGUANG ; SHA XINLE</creatorcontrib><description>The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is composed of a low-voltage capacitor C and a resistor R, and the pulse large-current follow current circuit is composed of a high-voltage capacitor C0, a control switch S0, an inductor L0 and a diode D0; the invention further discloses a measuring method of the measuring device, the semiconductor to be measured does not bear high voltage in the whole measuring process, a low-voltage sensor with a small measuring range can be used for measurement, and the measuring precision is ensured. The method solves the problem of measurement of the on-state voltage drop of the semiconductor under the working condition of pulse large current, and can be used for design guidance of a semiconductor branch in a hybrid circuit breaker t</description><language>chi ; eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230224&amp;DB=EPODOC&amp;CC=CN&amp;NR=115712049A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230224&amp;DB=EPODOC&amp;CC=CN&amp;NR=115712049A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LI WEICAO</creatorcontrib><creatorcontrib>ZOU SHUN</creatorcontrib><creatorcontrib>LI JIE</creatorcontrib><creatorcontrib>YANG CHENGUANG</creatorcontrib><creatorcontrib>SHA XINLE</creatorcontrib><title>Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition</title><description>The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is composed of a low-voltage capacitor C and a resistor R, and the pulse large-current follow current circuit is composed of a high-voltage capacitor C0, a control switch S0, an inductor L0 and a diode D0; the invention further discloses a measuring method of the measuring device, the semiconductor to be measured does not bear high voltage in the whole measuring process, a low-voltage sensor with a small measuring range can be used for measurement, and the measuring precision is ensured. The method solves the problem of measurement of the on-state voltage drop of the semiconductor under the working condition of pulse large current, and can be used for design guidance of a semiconductor branch in a hybrid circuit breaker t</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzT0KwkAQhuE0FqLeYTxAwPiDWEpQrGy0D8vuGBezM8vsrGLpzU3AA1h9zcP3jovPBYO3TC5bZQGmMqlRhCd3aloEJxxBMSkE4wmsF5u9gnLkjts3GHIQ0KQsGJB6hXpnB5kcCsTcJYTOSH9ks8gAXiwPTy0MTa-eaVqMbqZ3s99OivnxcK1PJUZuMEVjkVCb-lxVm221XKx3-9U_5gtDlkrh</recordid><startdate>20230224</startdate><enddate>20230224</enddate><creator>LI WEICAO</creator><creator>ZOU SHUN</creator><creator>LI JIE</creator><creator>YANG CHENGUANG</creator><creator>SHA XINLE</creator><scope>EVB</scope></search><sort><creationdate>20230224</creationdate><title>Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition</title><author>LI WEICAO ; ZOU SHUN ; LI JIE ; YANG CHENGUANG ; SHA XINLE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115712049A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>LI WEICAO</creatorcontrib><creatorcontrib>ZOU SHUN</creatorcontrib><creatorcontrib>LI JIE</creatorcontrib><creatorcontrib>YANG CHENGUANG</creatorcontrib><creatorcontrib>SHA XINLE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LI WEICAO</au><au>ZOU SHUN</au><au>LI JIE</au><au>YANG CHENGUANG</au><au>SHA XINLE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition</title><date>2023-02-24</date><risdate>2023</risdate><abstract>The invention discloses a semiconductor on-state voltage drop test main circuit topology under a pulse large-current working condition, which comprises a low-voltage turn-on circuit and a pulse large-current follow current circuit, and is characterized in that the low-voltage turn-on circuit is composed of a low-voltage capacitor C and a resistor R, and the pulse large-current follow current circuit is composed of a high-voltage capacitor C0, a control switch S0, an inductor L0 and a diode D0; the invention further discloses a measuring method of the measuring device, the semiconductor to be measured does not bear high voltage in the whole measuring process, a low-voltage sensor with a small measuring range can be used for measurement, and the measuring precision is ensured. The method solves the problem of measurement of the on-state voltage drop of the semiconductor under the working condition of pulse large current, and can be used for design guidance of a semiconductor branch in a hybrid circuit breaker t</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115712049A
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Semiconductor on-state voltage drop test main circuit topology and measurement method under pulse large current working condition
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T00%3A50%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LI%20WEICAO&rft.date=2023-02-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115712049A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true