Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment
The invention provides a semiconductor device, a manufacturing method thereof, a packaging structure and electronic equipment, and aims to improve the heat dissipation performance and reliability of the semiconductor device. The semiconductor device comprises a substrate and a protection layer, a fi...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LI YUHENG SU XILIN WU DIHAI |
description | The invention provides a semiconductor device, a manufacturing method thereof, a packaging structure and electronic equipment, and aims to improve the heat dissipation performance and reliability of the semiconductor device. The semiconductor device comprises a substrate and a protection layer, a first semiconductor layer, a first barrier layer, a second barrier layer and a channel layer which are sequentially arranged on the substrate, a source electrode, a drain electrode and a grid electrode are arranged on the side, away from the substrate, of the channel layer, and the grid electrode is located between the source electrode and the drain electrode; the material of the substrate contains a diamond component; the first barrier layer is made of indium aluminum gallium nitride, and the second barrier layer is made of aluminum nitride.
本申请提供了一种半导体器件及其制作方法、封装结构、电子设备,用以提高半导体器件的散热性以及可靠性。半导体器件包括衬底以及依次设置于衬底的保护层、第一半导体层、第一势垒层、第二势垒层以及沟道层,沟道层背离衬底的一侧设置有源极、漏极和栅极,栅极位于源极与漏极之间;衬底的材质中具有金刚石成分;第一势垒层的材质为铟铝镓氮,第二势垒层的材质为氮化铝。 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115708221A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115708221A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115708221A3</originalsourceid><addsrcrecordid>eNqNjLEKwkAQBdNYiPoPax_BRERbCYqVjfZ67L0kh7m9eNnz-zXgB1hNMcNMs8cV3nEQm1hDJIu3Y-TkjaTasKbopCEPbYMlbRER6px6w0_TjGbQmMYKZMQSOrDGII4Jr-R6D9F5NqlNN2Dx4yxbno636rxCH-4YvisI9F5dimK7W-_Lsjhs_mk-O88-Lw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment</title><source>esp@cenet</source><creator>LI YUHENG ; SU XILIN ; WU DIHAI</creator><creatorcontrib>LI YUHENG ; SU XILIN ; WU DIHAI</creatorcontrib><description>The invention provides a semiconductor device, a manufacturing method thereof, a packaging structure and electronic equipment, and aims to improve the heat dissipation performance and reliability of the semiconductor device. The semiconductor device comprises a substrate and a protection layer, a first semiconductor layer, a first barrier layer, a second barrier layer and a channel layer which are sequentially arranged on the substrate, a source electrode, a drain electrode and a grid electrode are arranged on the side, away from the substrate, of the channel layer, and the grid electrode is located between the source electrode and the drain electrode; the material of the substrate contains a diamond component; the first barrier layer is made of indium aluminum gallium nitride, and the second barrier layer is made of aluminum nitride.
本申请提供了一种半导体器件及其制作方法、封装结构、电子设备,用以提高半导体器件的散热性以及可靠性。半导体器件包括衬底以及依次设置于衬底的保护层、第一半导体层、第一势垒层、第二势垒层以及沟道层,沟道层背离衬底的一侧设置有源极、漏极和栅极,栅极位于源极与漏极之间;衬底的材质中具有金刚石成分;第一势垒层的材质为铟铝镓氮,第二势垒层的材质为氮化铝。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=CN&NR=115708221A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,782,887,25573,76557</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230221&DB=EPODOC&CC=CN&NR=115708221A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LI YUHENG</creatorcontrib><creatorcontrib>SU XILIN</creatorcontrib><creatorcontrib>WU DIHAI</creatorcontrib><title>Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment</title><description>The invention provides a semiconductor device, a manufacturing method thereof, a packaging structure and electronic equipment, and aims to improve the heat dissipation performance and reliability of the semiconductor device. The semiconductor device comprises a substrate and a protection layer, a first semiconductor layer, a first barrier layer, a second barrier layer and a channel layer which are sequentially arranged on the substrate, a source electrode, a drain electrode and a grid electrode are arranged on the side, away from the substrate, of the channel layer, and the grid electrode is located between the source electrode and the drain electrode; the material of the substrate contains a diamond component; the first barrier layer is made of indium aluminum gallium nitride, and the second barrier layer is made of aluminum nitride.
本申请提供了一种半导体器件及其制作方法、封装结构、电子设备,用以提高半导体器件的散热性以及可靠性。半导体器件包括衬底以及依次设置于衬底的保护层、第一半导体层、第一势垒层、第二势垒层以及沟道层,沟道层背离衬底的一侧设置有源极、漏极和栅极,栅极位于源极与漏极之间;衬底的材质中具有金刚石成分;第一势垒层的材质为铟铝镓氮,第二势垒层的材质为氮化铝。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwkAQBdNYiPoPax_BRERbCYqVjfZ67L0kh7m9eNnz-zXgB1hNMcNMs8cV3nEQm1hDJIu3Y-TkjaTasKbopCEPbYMlbRER6px6w0_TjGbQmMYKZMQSOrDGII4Jr-R6D9F5NqlNN2Dx4yxbno636rxCH-4YvisI9F5dimK7W-_Lsjhs_mk-O88-Lw</recordid><startdate>20230221</startdate><enddate>20230221</enddate><creator>LI YUHENG</creator><creator>SU XILIN</creator><creator>WU DIHAI</creator><scope>EVB</scope></search><sort><creationdate>20230221</creationdate><title>Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment</title><author>LI YUHENG ; SU XILIN ; WU DIHAI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115708221A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LI YUHENG</creatorcontrib><creatorcontrib>SU XILIN</creatorcontrib><creatorcontrib>WU DIHAI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LI YUHENG</au><au>SU XILIN</au><au>WU DIHAI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment</title><date>2023-02-21</date><risdate>2023</risdate><abstract>The invention provides a semiconductor device, a manufacturing method thereof, a packaging structure and electronic equipment, and aims to improve the heat dissipation performance and reliability of the semiconductor device. The semiconductor device comprises a substrate and a protection layer, a first semiconductor layer, a first barrier layer, a second barrier layer and a channel layer which are sequentially arranged on the substrate, a source electrode, a drain electrode and a grid electrode are arranged on the side, away from the substrate, of the channel layer, and the grid electrode is located between the source electrode and the drain electrode; the material of the substrate contains a diamond component; the first barrier layer is made of indium aluminum gallium nitride, and the second barrier layer is made of aluminum nitride.
本申请提供了一种半导体器件及其制作方法、封装结构、电子设备,用以提高半导体器件的散热性以及可靠性。半导体器件包括衬底以及依次设置于衬底的保护层、第一半导体层、第一势垒层、第二势垒层以及沟道层,沟道层背离衬底的一侧设置有源极、漏极和栅极,栅极位于源极与漏极之间;衬底的材质中具有金刚石成分;第一势垒层的材质为铟铝镓氮,第二势垒层的材质为氮化铝。</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN115708221A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
title | Semiconductor device, manufacturing method thereof, packaging structure and electronic equipment |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-03T17%3A10%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LI%20YUHENG&rft.date=2023-02-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115708221A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |