Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame

Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame

The invention discloses a silicon-based gallium nitride high-voltage product frame and a packaging structure and a packaging method based on the silicon-based gallium nitride high-voltage product frame, the silicon-based gallium nitride high-voltage product frame comprises a frame, a plurality of ch...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG YANRONG, GUO XIAOWEI, LI WANXIA, LYU HAILAN
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG YANRONG
GUO XIAOWEI
LI WANXIA
LYU HAILAN
description The invention discloses a silicon-based gallium nitride high-voltage product frame and a packaging structure and a packaging method based on the silicon-based gallium nitride high-voltage product frame, the silicon-based gallium nitride high-voltage product frame comprises a frame, a plurality of chips are placed in a chip placement area on the frame, a non-chip placement area on the frame is provided with a high-reliability structure, and a routing position on the frame is electroplated. And a non-routing position is not electroplated. In the invention, innovation is carried out in the aspects of frame structure design, Wafer wafer thickness reduction design, chip adhesive type selection and the like: when the frame structure design is carried out, electroplating is only carried out on positions needing routing on frame pins and frame base islands, electroplating treatment is not carried out on non-routing positions, and high-reliability structure design is added in a non-chip placement area; according to th
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115547970A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115547970A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115547970A3</originalsourceid><addsrcrecordid>eNqdjb0KwjAUhbM4iPoO1wcIWLSUjlIUJxfdyzW5TS-mScmPr-RrWtDJSZwOnPNxvrl4Xtiy8k7eMJIGg9ZyHsBxCqwJeja9fHib0BCMweusEnQBBwJ0GkZUdzTsDMQUpimH736g1HsN73fvIP6pW4pZhzbS6pMLsT4ers1J0uhbipOQHKW2ORdFWe6qutrst78wLx1zWF4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame</title><source>esp@cenet</source><creator>WANG YANRONG ; GUO XIAOWEI ; LI WANXIA ; LYU HAILAN</creator><creatorcontrib>WANG YANRONG ; GUO XIAOWEI ; LI WANXIA ; LYU HAILAN</creatorcontrib><description>The invention discloses a silicon-based gallium nitride high-voltage product frame and a packaging structure and a packaging method based on the silicon-based gallium nitride high-voltage product frame, the silicon-based gallium nitride high-voltage product frame comprises a frame, a plurality of chips are placed in a chip placement area on the frame, a non-chip placement area on the frame is provided with a high-reliability structure, and a routing position on the frame is electroplated. And a non-routing position is not electroplated. In the invention, innovation is carried out in the aspects of frame structure design, Wafer wafer thickness reduction design, chip adhesive type selection and the like: when the frame structure design is carried out, electroplating is only carried out on positions needing routing on frame pins and frame base islands, electroplating treatment is not carried out on non-routing positions, and high-reliability structure design is added in a non-chip placement area; according to th</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221230&amp;DB=EPODOC&amp;CC=CN&amp;NR=115547970A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221230&amp;DB=EPODOC&amp;CC=CN&amp;NR=115547970A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG YANRONG</creatorcontrib><creatorcontrib>GUO XIAOWEI</creatorcontrib><creatorcontrib>LI WANXIA</creatorcontrib><creatorcontrib>LYU HAILAN</creatorcontrib><title>Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame</title><description>The invention discloses a silicon-based gallium nitride high-voltage product frame and a packaging structure and a packaging method based on the silicon-based gallium nitride high-voltage product frame, the silicon-based gallium nitride high-voltage product frame comprises a frame, a plurality of chips are placed in a chip placement area on the frame, a non-chip placement area on the frame is provided with a high-reliability structure, and a routing position on the frame is electroplated. And a non-routing position is not electroplated. In the invention, innovation is carried out in the aspects of frame structure design, Wafer wafer thickness reduction design, chip adhesive type selection and the like: when the frame structure design is carried out, electroplating is only carried out on positions needing routing on frame pins and frame base islands, electroplating treatment is not carried out on non-routing positions, and high-reliability structure design is added in a non-chip placement area; according to th</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqdjb0KwjAUhbM4iPoO1wcIWLSUjlIUJxfdyzW5TS-mScmPr-RrWtDJSZwOnPNxvrl4Xtiy8k7eMJIGg9ZyHsBxCqwJeja9fHib0BCMweusEnQBBwJ0GkZUdzTsDMQUpimH736g1HsN73fvIP6pW4pZhzbS6pMLsT4ers1J0uhbipOQHKW2ORdFWe6qutrst78wLx1zWF4</recordid><startdate>20221230</startdate><enddate>20221230</enddate><creator>WANG YANRONG</creator><creator>GUO XIAOWEI</creator><creator>LI WANXIA</creator><creator>LYU HAILAN</creator><scope>EVB</scope></search><sort><creationdate>20221230</creationdate><title>Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame</title><author>WANG YANRONG ; GUO XIAOWEI ; LI WANXIA ; LYU HAILAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115547970A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG YANRONG</creatorcontrib><creatorcontrib>GUO XIAOWEI</creatorcontrib><creatorcontrib>LI WANXIA</creatorcontrib><creatorcontrib>LYU HAILAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG YANRONG</au><au>GUO XIAOWEI</au><au>LI WANXIA</au><au>LYU HAILAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame</title><date>2022-12-30</date><risdate>2022</risdate><abstract>The invention discloses a silicon-based gallium nitride high-voltage product frame and a packaging structure and a packaging method based on the silicon-based gallium nitride high-voltage product frame, the silicon-based gallium nitride high-voltage product frame comprises a frame, a plurality of chips are placed in a chip placement area on the frame, a non-chip placement area on the frame is provided with a high-reliability structure, and a routing position on the frame is electroplated. And a non-routing position is not electroplated. In the invention, innovation is carried out in the aspects of frame structure design, Wafer wafer thickness reduction design, chip adhesive type selection and the like: when the frame structure design is carried out, electroplating is only carried out on positions needing routing on frame pins and frame base islands, electroplating treatment is not carried out on non-routing positions, and high-reliability structure design is added in a non-chip placement area; according to th</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115547970A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Silicon-based gallium nitride high-voltage product frame and packaging structure and packaging method based on silicon-based gallium nitride high-voltage product frame
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T18%3A08%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20YANRONG&rft.date=2022-12-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115547970A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true