SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

The invention discloses a semiconductor device and a method of manufacturing the same. The disclosed method of manufacturing a semiconductor device includes dividing a bonding substrate into a plurality of semiconductor devices, the bonding substrate including a first substrate provided with an inte...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HACHISU TAKAHIRO, TOMIYOSHI TOSHIO, TATEISHI YOSHINORI, SAWA AYAKO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HACHISU TAKAHIRO
TOMIYOSHI TOSHIO
TATEISHI YOSHINORI
SAWA AYAKO
description The invention discloses a semiconductor device and a method of manufacturing the same. The disclosed method of manufacturing a semiconductor device includes dividing a bonding substrate into a plurality of semiconductor devices, the bonding substrate including a first substrate provided with an interconnection structure layer and a first bonding layer, and a second substrate provided with a second bonding layer opposite the first bonding layer. The bonding substrate includes a functional element region and a scribe region in a plan view. The dividing includes forming a groove in the scribe line region, and cutting the bonding substrate in a region other than an inside surface of the groove. A recess is formed through one of the first substrate and the second substrate, the interconnection structure layer, and the first bonding layer and the second bonding layer. The recess extends from the one of the first substrate and the second substrate to a position deeper than all of the interconnect layers disposed bet
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115527931A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115527931A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115527931A3</originalsourceid><addsrcrecordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLq5hjh76KYW5MenFhckJqfmpZbEO_sZGpqaGplbGhs6GhOjBgCSUSwr</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>HACHISU TAKAHIRO ; TOMIYOSHI TOSHIO ; TATEISHI YOSHINORI ; SAWA AYAKO</creator><creatorcontrib>HACHISU TAKAHIRO ; TOMIYOSHI TOSHIO ; TATEISHI YOSHINORI ; SAWA AYAKO</creatorcontrib><description>The invention discloses a semiconductor device and a method of manufacturing the same. The disclosed method of manufacturing a semiconductor device includes dividing a bonding substrate into a plurality of semiconductor devices, the bonding substrate including a first substrate provided with an interconnection structure layer and a first bonding layer, and a second substrate provided with a second bonding layer opposite the first bonding layer. The bonding substrate includes a functional element region and a scribe region in a plan view. The dividing includes forming a groove in the scribe line region, and cutting the bonding substrate in a region other than an inside surface of the groove. A recess is formed through one of the first substrate and the second substrate, the interconnection structure layer, and the first bonding layer and the second bonding layer. The recess extends from the one of the first substrate and the second substrate to a position deeper than all of the interconnect layers disposed bet</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221227&amp;DB=EPODOC&amp;CC=CN&amp;NR=115527931A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221227&amp;DB=EPODOC&amp;CC=CN&amp;NR=115527931A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HACHISU TAKAHIRO</creatorcontrib><creatorcontrib>TOMIYOSHI TOSHIO</creatorcontrib><creatorcontrib>TATEISHI YOSHINORI</creatorcontrib><creatorcontrib>SAWA AYAKO</creatorcontrib><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><description>The invention discloses a semiconductor device and a method of manufacturing the same. The disclosed method of manufacturing a semiconductor device includes dividing a bonding substrate into a plurality of semiconductor devices, the bonding substrate including a first substrate provided with an interconnection structure layer and a first bonding layer, and a second substrate provided with a second bonding layer opposite the first bonding layer. The bonding substrate includes a functional element region and a scribe region in a plan view. The dividing includes forming a groove in the scribe line region, and cutting the bonding substrate in a region other than an inside surface of the groove. A recess is formed through one of the first substrate and the second substrate, the interconnection structure layer, and the first bonding layer and the second bonding layer. The recess extends from the one of the first substrate and the second substrate to a position deeper than all of the interconnect layers disposed bet</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHANdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXwKaBh4E1LTGnOJUXSnMzKLq5hjh76KYW5MenFhckJqfmpZbEO_sZGpqaGplbGhs6GhOjBgCSUSwr</recordid><startdate>20221227</startdate><enddate>20221227</enddate><creator>HACHISU TAKAHIRO</creator><creator>TOMIYOSHI TOSHIO</creator><creator>TATEISHI YOSHINORI</creator><creator>SAWA AYAKO</creator><scope>EVB</scope></search><sort><creationdate>20221227</creationdate><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><author>HACHISU TAKAHIRO ; TOMIYOSHI TOSHIO ; TATEISHI YOSHINORI ; SAWA AYAKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115527931A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HACHISU TAKAHIRO</creatorcontrib><creatorcontrib>TOMIYOSHI TOSHIO</creatorcontrib><creatorcontrib>TATEISHI YOSHINORI</creatorcontrib><creatorcontrib>SAWA AYAKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HACHISU TAKAHIRO</au><au>TOMIYOSHI TOSHIO</au><au>TATEISHI YOSHINORI</au><au>SAWA AYAKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE</title><date>2022-12-27</date><risdate>2022</risdate><abstract>The invention discloses a semiconductor device and a method of manufacturing the same. The disclosed method of manufacturing a semiconductor device includes dividing a bonding substrate into a plurality of semiconductor devices, the bonding substrate including a first substrate provided with an interconnection structure layer and a first bonding layer, and a second substrate provided with a second bonding layer opposite the first bonding layer. The bonding substrate includes a functional element region and a scribe region in a plan view. The dividing includes forming a groove in the scribe line region, and cutting the bonding substrate in a region other than an inside surface of the groove. A recess is formed through one of the first substrate and the second substrate, the interconnection structure layer, and the first bonding layer and the second bonding layer. The recess extends from the one of the first substrate and the second substrate to a position deeper than all of the interconnect layers disposed bet</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN115527931A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T22%3A50%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HACHISU%20TAKAHIRO&rft.date=2022-12-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115527931A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true