System and method for low phase error clock recovery for NFC transceivers

A card clock recovery system for use in an NFC card transceiver is disclosed, wherein the NFC card transceiver may be coupled to an NFC reader. The card clock recovery system has a phase-locked loop having a phase/frequency detector configured to receive a reference signal provided at the RX port of the matching network during a receive mode of the NFC transceiver or to receive a reference signal provided at the RX port of the matching network during a transmit mode of the NFC transceiver, receiving the loop feedback signal and providing a phase error signal representing a phase difference between the reference signal and the loop feedback signal; a loop filter configured to receive a corrected phase error signal derived from the phase error signal and to provide a filtered corrected phase error signal; and a controllable oscillator configured to receive the filtered corrected phase error signal and provide a controlled frequency output signal. The card clock recovery system additionally has a phase offset co