Manufacturing method of semiconductor device and semiconductor device
The invention discloses a manufacturing method of a semiconductor device and the semiconductor device, and the manufacturing method comprises the steps: providing a substrate, the substrate is provided with an active structure and a gate structure, and the gate structure comprises a sacrificial gate...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | JANG BONG-IL SU TINGQI CAI SHANGYUAN |
description | The invention discloses a manufacturing method of a semiconductor device and the semiconductor device, and the manufacturing method comprises the steps: providing a substrate, the substrate is provided with an active structure and a gate structure, and the gate structure comprises a sacrificial gate structure used for being removed and a reserved gate structure remaining after the sacrificial gate structure is removed; removing the sacrificial gate structure in a predetermined region to form a corresponding gate opening; after the gate opening is formed, a barrier layer and/or an interlayer dielectric layer abutting against the side wall of the reserved gate structure are/is deposited above the substrate and in the gate opening; and forming a gate spacer in the gate opening in which the barrier layer and/or the interlayer dielectric layer are/is formed.
本申请公开一种半导体器件的制作方法和半导体器件,所述制作方法包括:提供一衬底,所述衬底上设置有源结构和栅极结构,所述栅极结构包括用于被移除的牺牲栅极结构和移除后剩余的预留栅极结构;在预定区域处,移除所述牺牲栅极结构以形成对应的栅极开口;在形成所述栅极开口之后,在所述衬底上方以及所述栅极开口内沉积抵接所述预留栅极结构 |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN115249649A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN115249649A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN115249649A3</originalsourceid><addsrcrecordid>eNrjZHD1TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoTs3NTM7PSylNLskvUkhJLctMTlVIzEvBKsHDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-Kd_QwNTY1MLM1MLB2NiVEDAD8FM9k</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Manufacturing method of semiconductor device and semiconductor device</title><source>esp@cenet</source><creator>JANG BONG-IL ; SU TINGQI ; CAI SHANGYUAN</creator><creatorcontrib>JANG BONG-IL ; SU TINGQI ; CAI SHANGYUAN</creatorcontrib><description>The invention discloses a manufacturing method of a semiconductor device and the semiconductor device, and the manufacturing method comprises the steps: providing a substrate, the substrate is provided with an active structure and a gate structure, and the gate structure comprises a sacrificial gate structure used for being removed and a reserved gate structure remaining after the sacrificial gate structure is removed; removing the sacrificial gate structure in a predetermined region to form a corresponding gate opening; after the gate opening is formed, a barrier layer and/or an interlayer dielectric layer abutting against the side wall of the reserved gate structure are/is deposited above the substrate and in the gate opening; and forming a gate spacer in the gate opening in which the barrier layer and/or the interlayer dielectric layer are/is formed.
本申请公开一种半导体器件的制作方法和半导体器件,所述制作方法包括:提供一衬底,所述衬底上设置有源结构和栅极结构,所述栅极结构包括用于被移除的牺牲栅极结构和移除后剩余的预留栅极结构;在预定区域处,移除所述牺牲栅极结构以形成对应的栅极开口;在形成所述栅极开口之后,在所述衬底上方以及所述栅极开口内沉积抵接所述预留栅极结构</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221028&DB=EPODOC&CC=CN&NR=115249649A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221028&DB=EPODOC&CC=CN&NR=115249649A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JANG BONG-IL</creatorcontrib><creatorcontrib>SU TINGQI</creatorcontrib><creatorcontrib>CAI SHANGYUAN</creatorcontrib><title>Manufacturing method of semiconductor device and semiconductor device</title><description>The invention discloses a manufacturing method of a semiconductor device and the semiconductor device, and the manufacturing method comprises the steps: providing a substrate, the substrate is provided with an active structure and a gate structure, and the gate structure comprises a sacrificial gate structure used for being removed and a reserved gate structure remaining after the sacrificial gate structure is removed; removing the sacrificial gate structure in a predetermined region to form a corresponding gate opening; after the gate opening is formed, a barrier layer and/or an interlayer dielectric layer abutting against the side wall of the reserved gate structure are/is deposited above the substrate and in the gate opening; and forming a gate spacer in the gate opening in which the barrier layer and/or the interlayer dielectric layer are/is formed.
本申请公开一种半导体器件的制作方法和半导体器件,所述制作方法包括:提供一衬底,所述衬底上设置有源结构和栅极结构,所述栅极结构包括用于被移除的牺牲栅极结构和移除后剩余的预留栅极结构;在预定区域处,移除所述牺牲栅极结构以形成对应的栅极开口;在形成所述栅极开口之后,在所述衬底上方以及所述栅极开口内沉积抵接所述预留栅极结构</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD1TcwrTUtMLiktysxLV8hNLcnIT1HIT1MoTs3NTM7PSylNLskvUkhJLctMTlVIzEvBKsHDwJqWmFOcyguluRkU3VxDnD10Uwvy41OLCxKTU_NSS-Kd_QwNTY1MLM1MLB2NiVEDAD8FM9k</recordid><startdate>20221028</startdate><enddate>20221028</enddate><creator>JANG BONG-IL</creator><creator>SU TINGQI</creator><creator>CAI SHANGYUAN</creator><scope>EVB</scope></search><sort><creationdate>20221028</creationdate><title>Manufacturing method of semiconductor device and semiconductor device</title><author>JANG BONG-IL ; SU TINGQI ; CAI SHANGYUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN115249649A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JANG BONG-IL</creatorcontrib><creatorcontrib>SU TINGQI</creatorcontrib><creatorcontrib>CAI SHANGYUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JANG BONG-IL</au><au>SU TINGQI</au><au>CAI SHANGYUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Manufacturing method of semiconductor device and semiconductor device</title><date>2022-10-28</date><risdate>2022</risdate><abstract>The invention discloses a manufacturing method of a semiconductor device and the semiconductor device, and the manufacturing method comprises the steps: providing a substrate, the substrate is provided with an active structure and a gate structure, and the gate structure comprises a sacrificial gate structure used for being removed and a reserved gate structure remaining after the sacrificial gate structure is removed; removing the sacrificial gate structure in a predetermined region to form a corresponding gate opening; after the gate opening is formed, a barrier layer and/or an interlayer dielectric layer abutting against the side wall of the reserved gate structure are/is deposited above the substrate and in the gate opening; and forming a gate spacer in the gate opening in which the barrier layer and/or the interlayer dielectric layer are/is formed.
本申请公开一种半导体器件的制作方法和半导体器件,所述制作方法包括:提供一衬底,所述衬底上设置有源结构和栅极结构,所述栅极结构包括用于被移除的牺牲栅极结构和移除后剩余的预留栅极结构;在预定区域处,移除所述牺牲栅极结构以形成对应的栅极开口;在形成所述栅极开口之后,在所述衬底上方以及所述栅极开口内沉积抵接所述预留栅极结构</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_CN115249649A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Manufacturing method of semiconductor device and semiconductor device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T00%3A19%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JANG%20BONG-IL&rft.date=2022-10-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN115249649A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |