INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY

Some embodiments include integrated assemblies and methods of forming integrated assemblies. A channel material pillar is disposed within the memory region and a conductive pillar is disposed within the other region. A source structure is coupled to a lower region of the channel material pillar. A p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GREENLEE JORDAN D, SCARBOROUGH ASHLEY N, HOPKINS JOHN D
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GREENLEE JORDAN D
SCARBOROUGH ASHLEY N
HOPKINS JOHN D
description Some embodiments include integrated assemblies and methods of forming integrated assemblies. A channel material pillar is disposed within the memory region and a conductive pillar is disposed within the other region. A source structure is coupled to a lower region of the channel material pillar. A panel extends across the memory region and the other region. A doped semiconductor material is proximate to the panel within the memory region and the other region. The doped semiconductor material is at least a portion of the source structure within the memory region. A liner is proximate to and laterally surrounds the conductive pillar. The liner is between the conductive pillar and the doped semiconductor material. Some embodiments include methods of forming an integrated assembly. 一些实施例包含集成式组合件和形成集成式组合件的方法。沟道材料柱布置在存储器区内,且导电柱布置在所述另一区内。源极结构耦合到所述沟道材料柱的下部区。面板跨所述存储器区和所述另一区延伸。掺杂半导体材料在所述存储器区和所述另一区内紧邻所述面板。所述掺杂半导体材料是所述存储器区内的所述源极结构的至少部分。衬里紧邻所述导电柱且横向环绕所述导电柱。所述衬里在所述导电柱和所述掺杂半导体材料之间。一些实施例包含形成集成式组合件的方法。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN114823691A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN114823691A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN114823691A3</originalsourceid><addsrcrecordid>eNrjZHDw9AtxdQ9yDHF1UXAMDnb1dfKJVHD0c1HwdQ3x8HdR8HdTcPMP8vX0cweKKmBRzMPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA1NLIyMzSwNHY2JUQMAmfMqhQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY</title><source>esp@cenet</source><creator>GREENLEE JORDAN D ; SCARBOROUGH ASHLEY N ; HOPKINS JOHN D</creator><creatorcontrib>GREENLEE JORDAN D ; SCARBOROUGH ASHLEY N ; HOPKINS JOHN D</creatorcontrib><description>Some embodiments include integrated assemblies and methods of forming integrated assemblies. A channel material pillar is disposed within the memory region and a conductive pillar is disposed within the other region. A source structure is coupled to a lower region of the channel material pillar. A panel extends across the memory region and the other region. A doped semiconductor material is proximate to the panel within the memory region and the other region. The doped semiconductor material is at least a portion of the source structure within the memory region. A liner is proximate to and laterally surrounds the conductive pillar. The liner is between the conductive pillar and the doped semiconductor material. Some embodiments include methods of forming an integrated assembly. 一些实施例包含集成式组合件和形成集成式组合件的方法。沟道材料柱布置在存储器区内,且导电柱布置在所述另一区内。源极结构耦合到所述沟道材料柱的下部区。面板跨所述存储器区和所述另一区延伸。掺杂半导体材料在所述存储器区和所述另一区内紧邻所述面板。所述掺杂半导体材料是所述存储器区内的所述源极结构的至少部分。衬里紧邻所述导电柱且横向环绕所述导电柱。所述衬里在所述导电柱和所述掺杂半导体材料之间。一些实施例包含形成集成式组合件的方法。</description><language>chi ; eng</language><subject>ELECTRICITY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220729&amp;DB=EPODOC&amp;CC=CN&amp;NR=114823691A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220729&amp;DB=EPODOC&amp;CC=CN&amp;NR=114823691A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GREENLEE JORDAN D</creatorcontrib><creatorcontrib>SCARBOROUGH ASHLEY N</creatorcontrib><creatorcontrib>HOPKINS JOHN D</creatorcontrib><title>INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY</title><description>Some embodiments include integrated assemblies and methods of forming integrated assemblies. A channel material pillar is disposed within the memory region and a conductive pillar is disposed within the other region. A source structure is coupled to a lower region of the channel material pillar. A panel extends across the memory region and the other region. A doped semiconductor material is proximate to the panel within the memory region and the other region. The doped semiconductor material is at least a portion of the source structure within the memory region. A liner is proximate to and laterally surrounds the conductive pillar. The liner is between the conductive pillar and the doped semiconductor material. Some embodiments include methods of forming an integrated assembly. 一些实施例包含集成式组合件和形成集成式组合件的方法。沟道材料柱布置在存储器区内,且导电柱布置在所述另一区内。源极结构耦合到所述沟道材料柱的下部区。面板跨所述存储器区和所述另一区延伸。掺杂半导体材料在所述存储器区和所述另一区内紧邻所述面板。所述掺杂半导体材料是所述存储器区内的所述源极结构的至少部分。衬里紧邻所述导电柱且横向环绕所述导电柱。所述衬里在所述导电柱和所述掺杂半导体材料之间。一些实施例包含形成集成式组合件的方法。</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDw9AtxdQ9yDHF1UXAMDnb1dfKJVHD0c1HwdQ3x8HdR8HdTcPMP8vX0cweKKmBRzMPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLEpNT81JL4p39DA1NLIyMzSwNHY2JUQMAmfMqhQ</recordid><startdate>20220729</startdate><enddate>20220729</enddate><creator>GREENLEE JORDAN D</creator><creator>SCARBOROUGH ASHLEY N</creator><creator>HOPKINS JOHN D</creator><scope>EVB</scope></search><sort><creationdate>20220729</creationdate><title>INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY</title><author>GREENLEE JORDAN D ; SCARBOROUGH ASHLEY N ; HOPKINS JOHN D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN114823691A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>GREENLEE JORDAN D</creatorcontrib><creatorcontrib>SCARBOROUGH ASHLEY N</creatorcontrib><creatorcontrib>HOPKINS JOHN D</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GREENLEE JORDAN D</au><au>SCARBOROUGH ASHLEY N</au><au>HOPKINS JOHN D</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY</title><date>2022-07-29</date><risdate>2022</risdate><abstract>Some embodiments include integrated assemblies and methods of forming integrated assemblies. A channel material pillar is disposed within the memory region and a conductive pillar is disposed within the other region. A source structure is coupled to a lower region of the channel material pillar. A panel extends across the memory region and the other region. A doped semiconductor material is proximate to the panel within the memory region and the other region. The doped semiconductor material is at least a portion of the source structure within the memory region. A liner is proximate to and laterally surrounds the conductive pillar. The liner is between the conductive pillar and the doped semiconductor material. Some embodiments include methods of forming an integrated assembly. 一些实施例包含集成式组合件和形成集成式组合件的方法。沟道材料柱布置在存储器区内,且导电柱布置在所述另一区内。源极结构耦合到所述沟道材料柱的下部区。面板跨所述存储器区和所述另一区延伸。掺杂半导体材料在所述存储器区和所述另一区内紧邻所述面板。所述掺杂半导体材料是所述存储器区内的所述源极结构的至少部分。衬里紧邻所述导电柱且横向环绕所述导电柱。所述衬里在所述导电柱和所述掺杂半导体材料之间。一些实施例包含形成集成式组合件的方法。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN114823691A
source esp@cenet
subjects ELECTRICITY
title INTEGRATED ASSEMBLY AND METHOD OF FORMING AN INTEGRATED ASSEMBLY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A56%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GREENLEE%20JORDAN%20D&rft.date=2022-07-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN114823691A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true