Simulation circuit reliability simulation method based on dynamic step length

The invention discloses an analog circuit reliability simulation method based on dynamic step length, and mainly solves the problems that the prior art cannot fit the actual degradation condition of a device, and the simulation precision and speed cannot be considered at the same time. According to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LYU SONGSONG, DONG XIAOYU, LI CONG, CHENG SHANLIN, YOU HAILONG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!