SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)

A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HODGE HESS M, JOHNSON TIMOTHY J, GORODETSKY IGOR
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HODGE HESS M
JOHNSON TIMOTHY J
GORODETSKY IGOR
description A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released. 提供了一种能够进行高效存储器访问的网络接口控制器(NIC)。所述NIC可以配备有操作逻辑块、信令逻辑块和跟踪逻辑块。所述操作逻辑块可以维持与请求对所述NIC的主机设备的存储器段进行操作的包相关联的操作组。所述信令逻辑块可以确定与所
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113728595A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113728595A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113728595A3</originalsourceid><addsrcrecordid>eNqNy7EKwjAQgOEuDqK-w7np4FBLUcdwvdhgewfJgXQqRSIIooX6_pjBB3D6l--fZ4_QBaUWDFfQktZSgRUP1qBrnBp1fAay1qEjVqglaGKt-A4MIoUA1ku6gUmv4i_gWMmnmwCF1UvTkIcNO9wus9l9eE5x9esiW1tSrHdxfPdxGodbfMVPj5znxWF_LE-lKf4xXzcINaY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)</title><source>esp@cenet</source><creator>HODGE HESS M ; JOHNSON TIMOTHY J ; GORODETSKY IGOR</creator><creatorcontrib>HODGE HESS M ; JOHNSON TIMOTHY J ; GORODETSKY IGOR</creatorcontrib><description>A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released. 提供了一种能够进行高效存储器访问的网络接口控制器(NIC)。所述NIC可以配备有操作逻辑块、信令逻辑块和跟踪逻辑块。所述操作逻辑块可以维持与请求对所述NIC的主机设备的存储器段进行操作的包相关联的操作组。所述信令逻辑块可以确定与所</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211130&amp;DB=EPODOC&amp;CC=CN&amp;NR=113728595A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211130&amp;DB=EPODOC&amp;CC=CN&amp;NR=113728595A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HODGE HESS M</creatorcontrib><creatorcontrib>JOHNSON TIMOTHY J</creatorcontrib><creatorcontrib>GORODETSKY IGOR</creatorcontrib><title>SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)</title><description>A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released. 提供了一种能够进行高效存储器访问的网络接口控制器(NIC)。所述NIC可以配备有操作逻辑块、信令逻辑块和跟踪逻辑块。所述操作逻辑块可以维持与请求对所述NIC的主机设备的存储器段进行操作的包相关联的操作组。所述信令逻辑块可以确定与所</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAQgOEuDqK-w7np4FBLUcdwvdhgewfJgXQqRSIIooX6_pjBB3D6l--fZ4_QBaUWDFfQktZSgRUP1qBrnBp1fAay1qEjVqglaGKt-A4MIoUA1ku6gUmv4i_gWMmnmwCF1UvTkIcNO9wus9l9eE5x9esiW1tSrHdxfPdxGodbfMVPj5znxWF_LE-lKf4xXzcINaY</recordid><startdate>20211130</startdate><enddate>20211130</enddate><creator>HODGE HESS M</creator><creator>JOHNSON TIMOTHY J</creator><creator>GORODETSKY IGOR</creator><scope>EVB</scope></search><sort><creationdate>20211130</creationdate><title>SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)</title><author>HODGE HESS M ; JOHNSON TIMOTHY J ; GORODETSKY IGOR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113728595A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>HODGE HESS M</creatorcontrib><creatorcontrib>JOHNSON TIMOTHY J</creatorcontrib><creatorcontrib>GORODETSKY IGOR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HODGE HESS M</au><au>JOHNSON TIMOTHY J</au><au>GORODETSKY IGOR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)</title><date>2021-11-30</date><risdate>2021</risdate><abstract>A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released. 提供了一种能够进行高效存储器访问的网络接口控制器(NIC)。所述NIC可以配备有操作逻辑块、信令逻辑块和跟踪逻辑块。所述操作逻辑块可以维持与请求对所述NIC的主机设备的存储器段进行操作的包相关联的操作组。所述信令逻辑块可以确定与所</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113728595A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T02%3A34%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HODGE%20HESS%20M&rft.date=2021-11-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113728595A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true