Chip mounting process capable for reducing stress

Chip mounting process capable for reducing stress

The invention provides a chip mounting process for reducing stress. The process comprises the following steps of S1, mounting a chip on the surface of a substrate through a surface mounting process, and performing reflow soldering to correspondingly connect each solder ball on the front surface of t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GU MAOMAO, HUANG LEI, GAO QUN, FENG GUANGJIAN, GUO XI
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GU MAOMAO
HUANG LEI
GAO QUN
FENG GUANGJIAN
GUO XI
description The invention provides a chip mounting process for reducing stress. The process comprises the following steps of S1, mounting a chip on the surface of a substrate through a surface mounting process, and performing reflow soldering to correspondingly connect each solder ball on the front surface of the chip with a bonding pad on the substrate, wherein the chip is provided with array type small chip units in advance; S2, filling the bottom of the chip with underfill glue, absorbing the liquid underfill glue to enter a gap between the chip and the substrate through the surface tension of the chip and the substrate, and then curing the underfill glue; S3, segmenting the back surface of the chip to form a groove, and segmenting the chip into the array type small chip units, wherein the small chip units realize the interconnection among the array type small chip units through the bonding pads and wires on the substrate. According to the invention, the chip is designed into an array structure, the chip is welded wit
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113178394A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113178394A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113178394A3</originalsourceid><addsrcrecordid>eNrjZDB0zsgsUMjNL80rycxLVygoyk9OLS5WSE4sSEzKSVVIyy9SKEpNKU0GSRaXFAHleBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvLOfoaGxobmFsaWJozExagCiryva</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chip mounting process capable for reducing stress</title><source>esp@cenet</source><creator>GU MAOMAO ; HUANG LEI ; GAO QUN ; FENG GUANGJIAN ; GUO XI</creator><creatorcontrib>GU MAOMAO ; HUANG LEI ; GAO QUN ; FENG GUANGJIAN ; GUO XI</creatorcontrib><description>The invention provides a chip mounting process for reducing stress. The process comprises the following steps of S1, mounting a chip on the surface of a substrate through a surface mounting process, and performing reflow soldering to correspondingly connect each solder ball on the front surface of the chip with a bonding pad on the substrate, wherein the chip is provided with array type small chip units in advance; S2, filling the bottom of the chip with underfill glue, absorbing the liquid underfill glue to enter a gap between the chip and the substrate through the surface tension of the chip and the substrate, and then curing the underfill glue; S3, segmenting the back surface of the chip to form a groove, and segmenting the chip into the array type small chip units, wherein the small chip units realize the interconnection among the array type small chip units through the bonding pads and wires on the substrate. According to the invention, the chip is designed into an array structure, the chip is welded wit</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210727&amp;DB=EPODOC&amp;CC=CN&amp;NR=113178394A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210727&amp;DB=EPODOC&amp;CC=CN&amp;NR=113178394A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GU MAOMAO</creatorcontrib><creatorcontrib>HUANG LEI</creatorcontrib><creatorcontrib>GAO QUN</creatorcontrib><creatorcontrib>FENG GUANGJIAN</creatorcontrib><creatorcontrib>GUO XI</creatorcontrib><title>Chip mounting process capable for reducing stress</title><description>The invention provides a chip mounting process for reducing stress. The process comprises the following steps of S1, mounting a chip on the surface of a substrate through a surface mounting process, and performing reflow soldering to correspondingly connect each solder ball on the front surface of the chip with a bonding pad on the substrate, wherein the chip is provided with array type small chip units in advance; S2, filling the bottom of the chip with underfill glue, absorbing the liquid underfill glue to enter a gap between the chip and the substrate through the surface tension of the chip and the substrate, and then curing the underfill glue; S3, segmenting the back surface of the chip to form a groove, and segmenting the chip into the array type small chip units, wherein the small chip units realize the interconnection among the array type small chip units through the bonding pads and wires on the substrate. According to the invention, the chip is designed into an array structure, the chip is welded wit</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB0zsgsUMjNL80rycxLVygoyk9OLS5WSE4sSEzKSVVIyy9SKEpNKU0GSRaXFAHleBhY0xJzilN5oTQ3g6Kba4izh25qQX58anFBYnJqXmpJvLOfoaGxobmFsaWJozExagCiryva</recordid><startdate>20210727</startdate><enddate>20210727</enddate><creator>GU MAOMAO</creator><creator>HUANG LEI</creator><creator>GAO QUN</creator><creator>FENG GUANGJIAN</creator><creator>GUO XI</creator><scope>EVB</scope></search><sort><creationdate>20210727</creationdate><title>Chip mounting process capable for reducing stress</title><author>GU MAOMAO ; HUANG LEI ; GAO QUN ; FENG GUANGJIAN ; GUO XI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113178394A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GU MAOMAO</creatorcontrib><creatorcontrib>HUANG LEI</creatorcontrib><creatorcontrib>GAO QUN</creatorcontrib><creatorcontrib>FENG GUANGJIAN</creatorcontrib><creatorcontrib>GUO XI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GU MAOMAO</au><au>HUANG LEI</au><au>GAO QUN</au><au>FENG GUANGJIAN</au><au>GUO XI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chip mounting process capable for reducing stress</title><date>2021-07-27</date><risdate>2021</risdate><abstract>The invention provides a chip mounting process for reducing stress. The process comprises the following steps of S1, mounting a chip on the surface of a substrate through a surface mounting process, and performing reflow soldering to correspondingly connect each solder ball on the front surface of the chip with a bonding pad on the substrate, wherein the chip is provided with array type small chip units in advance; S2, filling the bottom of the chip with underfill glue, absorbing the liquid underfill glue to enter a gap between the chip and the substrate through the surface tension of the chip and the substrate, and then curing the underfill glue; S3, segmenting the back surface of the chip to form a groove, and segmenting the chip into the array type small chip units, wherein the small chip units realize the interconnection among the array type small chip units through the bonding pads and wires on the substrate. According to the invention, the chip is designed into an array structure, the chip is welded wit</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113178394A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Chip mounting process capable for reducing stress
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T01%3A19%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GU%20MAOMAO&rft.date=2021-07-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113178394A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true