Circuit structure of prototype verification platform

The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIU BIN, SONG RUNPING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIU BIN
SONG RUNPING
description The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first FPGA chip, a second FPGA chip and an SRI0 bus exchange chip, and the first FPGA chip is connected with the DSP circuit through the second FPGA chip and the SRI0 bus exchange chip respectively; the clock circuit, the reset circuit and the power supply circuit are respectively connected with the FPGA circuit and the DSP circuit; according to the design, an FPGA + DSP architecture is adopted, and two FPGA chips are selected to respectively realize signal processing and interface control functions, so that the complexity of a chip verification process is reduced; and the DSP chip is in communication connection with the FPGA chip through the special SRI0 bus conversion chip, so that the data transmission efficiency in
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN113158612A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN113158612A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN113158612A3</originalsourceid><addsrcrecordid>eNrjZDBxzixKLs0sUSguKSpNLiktSlXIT1MoKMovyS-pLEhVKEstykzLTE4syczPUyjISSxJyy_K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobGhqYWZoZGjsbEqAEAlmMtqg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit structure of prototype verification platform</title><source>esp@cenet</source><creator>LIU BIN ; SONG RUNPING</creator><creatorcontrib>LIU BIN ; SONG RUNPING</creatorcontrib><description>The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first FPGA chip, a second FPGA chip and an SRI0 bus exchange chip, and the first FPGA chip is connected with the DSP circuit through the second FPGA chip and the SRI0 bus exchange chip respectively; the clock circuit, the reset circuit and the power supply circuit are respectively connected with the FPGA circuit and the DSP circuit; according to the design, an FPGA + DSP architecture is adopted, and two FPGA chips are selected to respectively realize signal processing and interface control functions, so that the complexity of a chip verification process is reduced; and the DSP chip is in communication connection with the FPGA chip through the special SRI0 bus conversion chip, so that the data transmission efficiency in</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210723&amp;DB=EPODOC&amp;CC=CN&amp;NR=113158612A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210723&amp;DB=EPODOC&amp;CC=CN&amp;NR=113158612A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU BIN</creatorcontrib><creatorcontrib>SONG RUNPING</creatorcontrib><title>Circuit structure of prototype verification platform</title><description>The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first FPGA chip, a second FPGA chip and an SRI0 bus exchange chip, and the first FPGA chip is connected with the DSP circuit through the second FPGA chip and the SRI0 bus exchange chip respectively; the clock circuit, the reset circuit and the power supply circuit are respectively connected with the FPGA circuit and the DSP circuit; according to the design, an FPGA + DSP architecture is adopted, and two FPGA chips are selected to respectively realize signal processing and interface control functions, so that the complexity of a chip verification process is reduced; and the DSP chip is in communication connection with the FPGA chip through the special SRI0 bus conversion chip, so that the data transmission efficiency in</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBxzixKLs0sUSguKSpNLiktSlXIT1MoKMovyS-pLEhVKEstykzLTE4syczPUyjISSxJyy_K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hobGhqYWZoZGjsbEqAEAlmMtqg</recordid><startdate>20210723</startdate><enddate>20210723</enddate><creator>LIU BIN</creator><creator>SONG RUNPING</creator><scope>EVB</scope></search><sort><creationdate>20210723</creationdate><title>Circuit structure of prototype verification platform</title><author>LIU BIN ; SONG RUNPING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN113158612A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU BIN</creatorcontrib><creatorcontrib>SONG RUNPING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU BIN</au><au>SONG RUNPING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit structure of prototype verification platform</title><date>2021-07-23</date><risdate>2021</risdate><abstract>The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first FPGA chip, a second FPGA chip and an SRI0 bus exchange chip, and the first FPGA chip is connected with the DSP circuit through the second FPGA chip and the SRI0 bus exchange chip respectively; the clock circuit, the reset circuit and the power supply circuit are respectively connected with the FPGA circuit and the DSP circuit; according to the design, an FPGA + DSP architecture is adopted, and two FPGA chips are selected to respectively realize signal processing and interface control functions, so that the complexity of a chip verification process is reduced; and the DSP chip is in communication connection with the FPGA chip through the special SRI0 bus conversion chip, so that the data transmission efficiency in</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN113158612A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Circuit structure of prototype verification platform
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T00%3A04%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU%20BIN&rft.date=2021-07-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN113158612A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true