Circuit structure of prototype verification platform
The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The invention discloses a circuit structure of a prototype verification platform. The circuit structure comprises an FPGA (Field Programmable Gate Array) circuit, a DSP (Digital Signal Processor) circuit, a clock circuit, a reset circuit and a power supply circuit, the FPGA circuit comprises a first FPGA chip, a second FPGA chip and an SRI0 bus exchange chip, and the first FPGA chip is connected with the DSP circuit through the second FPGA chip and the SRI0 bus exchange chip respectively; the clock circuit, the reset circuit and the power supply circuit are respectively connected with the FPGA circuit and the DSP circuit; according to the design, an FPGA + DSP architecture is adopted, and two FPGA chips are selected to respectively realize signal processing and interface control functions, so that the complexity of a chip verification process is reduced; and the DSP chip is in communication connection with the FPGA chip through the special SRI0 bus conversion chip, so that the data transmission efficiency in |
---|