D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY
A D flip-flop capable of preventing meta-stability comprises a potential control circuit (100) and, a first phase inverter (10), a first latch unit (20), a second phase inverter (30), and a second latch unit (40) that are sequentially coupled. The potential control circuit (100) is used to control,...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG YUNPENG JI BINGWU LI WENKUI ZHAO TANFU ZHOU YUNMING |
| description | A D flip-flop capable of preventing meta-stability comprises a potential control circuit (100) and, a first phase inverter (10), a first latch unit (20), a second phase inverter (30), and a second latch unit (40) that are sequentially coupled. The potential control circuit (100) is used to control, when an input end (A) and an output end (B) of the first latch unit (20) are at the same level, the input end (A) and the output end (B) of the first latch unit (20) to be at a low level and a high level, respectively, or to be at a high level and a low level, respectively. When the input end (A) and the output end (B) of the first latch unit (20) are at the same level, the potential control circuit (100) is used to forcibly control the input end (A) and the output end (B) of the first latch unit (20) to be at different levels, thereby breaking a deadlock state in which the input end (A) and the output end (B) of the first latch unit (20) are at the same level, and preventing meta-stability.
本申请公开了一种防止亚稳态的D触发器，包括电位 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN112997406A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN112997406A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN112997406A3</originalsourceid><addsrcrecordid>eNrjZDBwUXDz8QzQdfPxD1BwdgxwdPJxVfB3UwgIcg1z9Qvx9HNX8HUNcdQNDnF08vTxDInkYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhkaWluYmBmaOxsSoAQAMpiYa</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY</title><source>esp@cenet</source><creator>WANG YUNPENG ; JI BINGWU ; LI WENKUI ; ZHAO TANFU ; ZHOU YUNMING</creator><creatorcontrib>WANG YUNPENG ; JI BINGWU ; LI WENKUI ; ZHAO TANFU ; ZHOU YUNMING</creatorcontrib><description>A D flip-flop capable of preventing meta-stability comprises a potential control circuit (100) and, a first phase inverter (10), a first latch unit (20), a second phase inverter (30), and a second latch unit (40) that are sequentially coupled. The potential control circuit (100) is used to control, when an input end (A) and an output end (B) of the first latch unit (20) are at the same level, the input end (A) and the output end (B) of the first latch unit (20) to be at a low level and a high level, respectively, or to be at a high level and a low level, respectively. When the input end (A) and the output end (B) of the first latch unit (20) are at the same level, the potential control circuit (100) is used to forcibly control the input end (A) and the output end (B) of the first latch unit (20) to be at different levels, thereby breaking a deadlock state in which the input end (A) and the output end (B) of the first latch unit (20) are at the same level, and preventing meta-stability.
本申请公开了一种防止亚稳态的D触发器，包括电位</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210618&DB=EPODOC&CC=CN&NR=112997406A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210618&DB=EPODOC&CC=CN&NR=112997406A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG YUNPENG</creatorcontrib><creatorcontrib>JI BINGWU</creatorcontrib><creatorcontrib>LI WENKUI</creatorcontrib><creatorcontrib>ZHAO TANFU</creatorcontrib><creatorcontrib>ZHOU YUNMING</creatorcontrib><title>D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY</title><description>A D flip-flop capable of preventing meta-stability comprises a potential control circuit (100) and, a first phase inverter (10), a first latch unit (20), a second phase inverter (30), and a second latch unit (40) that are sequentially coupled. The potential control circuit (100) is used to control, when an input end (A) and an output end (B) of the first latch unit (20) are at the same level, the input end (A) and the output end (B) of the first latch unit (20) to be at a low level and a high level, respectively, or to be at a high level and a low level, respectively. When the input end (A) and the output end (B) of the first latch unit (20) are at the same level, the potential control circuit (100) is used to forcibly control the input end (A) and the output end (B) of the first latch unit (20) to be at different levels, thereby breaking a deadlock state in which the input end (A) and the output end (B) of the first latch unit (20) are at the same level, and preventing meta-stability.
本申请公开了一种防止亚稳态的D触发器，包括电位</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBwUXDz8QzQdfPxD1BwdgxwdPJxVfB3UwgIcg1z9Qvx9HNX8HUNcdQNDnF08vTxDInkYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhkaWluYmBmaOxsSoAQAMpiYa</recordid><startdate>20210618</startdate><enddate>20210618</enddate><creator>WANG YUNPENG</creator><creator>JI BINGWU</creator><creator>LI WENKUI</creator><creator>ZHAO TANFU</creator><creator>ZHOU YUNMING</creator><scope>EVB</scope></search><sort><creationdate>20210618</creationdate><title>D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY</title><author>WANG YUNPENG ; JI BINGWU ; LI WENKUI ; ZHAO TANFU ; ZHOU YUNMING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN112997406A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG YUNPENG</creatorcontrib><creatorcontrib>JI BINGWU</creatorcontrib><creatorcontrib>LI WENKUI</creatorcontrib><creatorcontrib>ZHAO TANFU</creatorcontrib><creatorcontrib>ZHOU YUNMING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG YUNPENG</au><au>JI BINGWU</au><au>LI WENKUI</au><au>ZHAO TANFU</au><au>ZHOU YUNMING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY</title><date>2021-06-18</date><risdate>2021</risdate><abstract>A D flip-flop capable of preventing meta-stability comprises a potential control circuit (100) and, a first phase inverter (10), a first latch unit (20), a second phase inverter (30), and a second latch unit (40) that are sequentially coupled. The potential control circuit (100) is used to control, when an input end (A) and an output end (B) of the first latch unit (20) are at the same level, the input end (A) and the output end (B) of the first latch unit (20) to be at a low level and a high level, respectively, or to be at a high level and a low level, respectively. When the input end (A) and the output end (B) of the first latch unit (20) are at the same level, the potential control circuit (100) is used to forcibly control the input end (A) and the output end (B) of the first latch unit (20) to be at different levels, thereby breaking a deadlock state in which the input end (A) and the output end (B) of the first latch unit (20) are at the same level, and preventing meta-stability.
本申请公开了一种防止亚稳态的D触发器，包括电位</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN112997406A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | D FLIP-FLOP CAPABLE OF PREVENTING META-STABILITY |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T13%3A42%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20YUNPENG&rft.date=2021-06-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN112997406A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |