High bandwidth link layer for coherent messages

Systems, methods, and devices can include link layer logic that is to identify, by a link layer device, first data received from the memory in a first protocol format, identify, by the link layer device, second data received from the cache in a second protocol format, multiplex, by the link layer de...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PALIWAL NITISH, SRINIVASAN ANAND, AGARWAL ISHWAR, PUROHIT PEEYUSH
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Systems, methods, and devices can include link layer logic that is to identify, by a link layer device, first data received from the memory in a first protocol format, identify, by the link layer device, second data received from the cache in a second protocol format, multiplex, by the link layer device, a portion of the first data and a portion of the second data to produce multiplexed data; and generate, by the link layer device, a flow control unit (flit) that includes the multiplexed data. 系统、方法和设备可以包括链路层逻辑,该链路层逻辑用于:由链路层设备识别以第一协议格式从存储器接收的第一数据,由链路层设备识别以第二协议格式从高速缓存接收的第二数据,由链路层设备复用第一数据的部分和第二数据的部分以产生复用数据;以及由链路层设备生成包括复用数据的流控制单元(flit)。