Preparing LT, doping LN crystal with periodic electric domain at room temp. and use
The scheme solved by the invented technology adopts 0.2-0.5 mm thickness LT cut or doped LN single-domain chip, the minus or plus C surfaces are all finish ground and polished, On+ C surface the metal grid with A=3-20 mu meter period is made as electrode by utilizing photolithographic technique, the...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The scheme solved by the invented technology adopts 0.2-0.5 mm thickness LT cut or doped LN single-domain chip, the minus or plus C surfaces are all finish ground and polished, On+ C surface the metal grid with A=3-20 mu meter period is made as electrode by utilizing photolithographic technique, the flat electrode is plated on the corresponding region of -C surface. High voltage rectangular pulse is positively applied between the two electrodes, its intensity E=20KV-30KV/mm. The applied time is the pulse width and is about 10 ms-1s. |
---|