Dynamic latch comparator with high resolution and low power consumption

The invention discloses a dynamic latch comparator with high resolution and low power consumption, and belongs to the technical field of successive approximation type analog-to-digital converters. According to the invention, the sub-threshold characteristic of the MOSFET is utilized, the resolution...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LI DAGANG, CEN YUANJUN, FAN HUA, YANG JINGXUAN, XIE HUAJIANG, FENG QUANYUAN, HU DAQIAN
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The invention discloses a dynamic latch comparator with high resolution and low power consumption, and belongs to the technical field of successive approximation type analog-to-digital converters. According to the invention, the sub-threshold characteristic of the MOSFET is utilized, the resolution of the comparator is increased, the precision of the comparator is improved, low power supply voltage is adopted for power supply, and the overall power consumption of the comparator is reduced; compared with a dynamic latch comparator provided by the patent 201910338368, the dynamic latch comparator provided by the utility model has the advantages that the dynamic latch comparator is simple in structure; the dynamic latch comparator provided by the invention is higher in resolution ratio and lower in power consumption, the dynamic latch comparator is used for a successive approximation type analog-to-digital converter with low power supply voltage, and the patent 201910338368 can only workunder the condition of st