Method for testing MOSFET

The invention provides a test scheme for a MOSFET. The test scheme comprises the following steps of keeping peripheral connecting lines of a base, a collector and an emitter to a matrix box unchanged,and adjusting a source required by each pin through a Matrix item; adjusting a Matrix channel, and n...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHANG XIUCHEN, BAO ZHIJIE, CHEN HUI
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHANG XIUCHEN
BAO ZHIJIE
CHEN HUI
description The invention provides a test scheme for a MOSFET. The test scheme comprises the following steps of keeping peripheral connecting lines of a base, a collector and an emitter to a matrix box unchanged,and adjusting a source required by each pin through a Matrix item; adjusting a Matrix channel, and normally testing functions between a first gate and a first source and between a second gate and a second source; setting the first source to zero potential, taking the second source as a first drain electrode, setting an electrical parameter condition, carrying out functional parameter testing on achip, and obtaining a result. According to the method, one part of a source pin of the MOSFET is taken as a drain electrode pin of the other part, the situation that a common double MOSFET chip testscheme cannot be applied to the series of chips is avoided, the test scheme can be used for testing products whose drain electrode pins are internally short-circuited and cannot be led out, the test time is reduced, and the tes
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN110824326A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN110824326A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN110824326A3</originalsourceid><addsrcrecordid>eNrjZJD0TS3JyE9RSMsvUihJLS7JzEtX8PUPdnMN4WFgTUvMKU7lhdLcDIpAUWcP3dSC_PjU4oLE5NS81JJ4Zz9DQwMLIxNjIzNHY2LUAADSKiHK</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for testing MOSFET</title><source>esp@cenet</source><creator>ZHANG XIUCHEN ; BAO ZHIJIE ; CHEN HUI</creator><creatorcontrib>ZHANG XIUCHEN ; BAO ZHIJIE ; CHEN HUI</creatorcontrib><description>The invention provides a test scheme for a MOSFET. The test scheme comprises the following steps of keeping peripheral connecting lines of a base, a collector and an emitter to a matrix box unchanged,and adjusting a source required by each pin through a Matrix item; adjusting a Matrix channel, and normally testing functions between a first gate and a first source and between a second gate and a second source; setting the first source to zero potential, taking the second source as a first drain electrode, setting an electrical parameter condition, carrying out functional parameter testing on achip, and obtaining a result. According to the method, one part of a source pin of the MOSFET is taken as a drain electrode pin of the other part, the situation that a common double MOSFET chip testscheme cannot be applied to the series of chips is avoided, the test scheme can be used for testing products whose drain electrode pins are internally short-circuited and cannot be led out, the test time is reduced, and the tes</description><language>chi ; eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200221&amp;DB=EPODOC&amp;CC=CN&amp;NR=110824326A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200221&amp;DB=EPODOC&amp;CC=CN&amp;NR=110824326A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHANG XIUCHEN</creatorcontrib><creatorcontrib>BAO ZHIJIE</creatorcontrib><creatorcontrib>CHEN HUI</creatorcontrib><title>Method for testing MOSFET</title><description>The invention provides a test scheme for a MOSFET. The test scheme comprises the following steps of keeping peripheral connecting lines of a base, a collector and an emitter to a matrix box unchanged,and adjusting a source required by each pin through a Matrix item; adjusting a Matrix channel, and normally testing functions between a first gate and a first source and between a second gate and a second source; setting the first source to zero potential, taking the second source as a first drain electrode, setting an electrical parameter condition, carrying out functional parameter testing on achip, and obtaining a result. According to the method, one part of a source pin of the MOSFET is taken as a drain electrode pin of the other part, the situation that a common double MOSFET chip testscheme cannot be applied to the series of chips is avoided, the test scheme can be used for testing products whose drain electrode pins are internally short-circuited and cannot be led out, the test time is reduced, and the tes</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD0TS3JyE9RSMsvUihJLS7JzEtX8PUPdnMN4WFgTUvMKU7lhdLcDIpAUWcP3dSC_PjU4oLE5NS81JJ4Zz9DQwMLIxNjIzNHY2LUAADSKiHK</recordid><startdate>20200221</startdate><enddate>20200221</enddate><creator>ZHANG XIUCHEN</creator><creator>BAO ZHIJIE</creator><creator>CHEN HUI</creator><scope>EVB</scope></search><sort><creationdate>20200221</creationdate><title>Method for testing MOSFET</title><author>ZHANG XIUCHEN ; BAO ZHIJIE ; CHEN HUI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN110824326A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHANG XIUCHEN</creatorcontrib><creatorcontrib>BAO ZHIJIE</creatorcontrib><creatorcontrib>CHEN HUI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHANG XIUCHEN</au><au>BAO ZHIJIE</au><au>CHEN HUI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for testing MOSFET</title><date>2020-02-21</date><risdate>2020</risdate><abstract>The invention provides a test scheme for a MOSFET. The test scheme comprises the following steps of keeping peripheral connecting lines of a base, a collector and an emitter to a matrix box unchanged,and adjusting a source required by each pin through a Matrix item; adjusting a Matrix channel, and normally testing functions between a first gate and a first source and between a second gate and a second source; setting the first source to zero potential, taking the second source as a first drain electrode, setting an electrical parameter condition, carrying out functional parameter testing on achip, and obtaining a result. According to the method, one part of a source pin of the MOSFET is taken as a drain electrode pin of the other part, the situation that a common double MOSFET chip testscheme cannot be applied to the series of chips is avoided, the test scheme can be used for testing products whose drain electrode pins are internally short-circuited and cannot be led out, the test time is reduced, and the tes</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN110824326A
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Method for testing MOSFET
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T21%3A47%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHANG%20XIUCHEN&rft.date=2020-02-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN110824326A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true