Logic watchdog implementation method based on finite-state machine
The invention discloses a logic watchdog implementation method based on a finite-state machine, and the method comprises the following steps: a last-stage power supply of a single board being successfully powered on at 1.0 V, the state machine being switched from an initial state to a starting state...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TANG QIXIANG |
| description | The invention discloses a logic watchdog implementation method based on a finite-state machine, and the method comprises the following steps: a last-stage power supply of a single board being successfully powered on at 1.0 V, the state machine being switched from an initial state to a starting state, and starting a timer to start counting at the same time; when the CPLD detects the WDI output by the processor and the starting time is greater than or equal to 45s, switching the state machine from the starting state to the running state; and if the WDI signal is not detected when the starting time reaches 65s, switching the state machine from the starting state to the power-down state, at the moment, the CPLD outputting a 2s power-down signal to control other parts to be powered down, and then the state machine returning to the initial state. The finite-state machine is used for dividing system operation into an initial state, a starting state, an operation state and a power-down state,and the system operation |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN110619203A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN110619203A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN110619203A3</originalsourceid><addsrcrecordid>eNrjZHDyyU_PTFYoTyxJzkjJT1fIzC3ISc1NzStJLMnMz1PITS3JyE9RSEosTk1RAPLTMvMyS1J1i4HSqQq5ickZmXmpPAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7Uk3tnP0NDAzNDSyMDY0ZgYNQBR-jIb</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Logic watchdog implementation method based on finite-state machine</title><source>esp@cenet</source><creator>TANG QIXIANG</creator><creatorcontrib>TANG QIXIANG</creatorcontrib><description>The invention discloses a logic watchdog implementation method based on a finite-state machine, and the method comprises the following steps: a last-stage power supply of a single board being successfully powered on at 1.0 V, the state machine being switched from an initial state to a starting state, and starting a timer to start counting at the same time; when the CPLD detects the WDI output by the processor and the starting time is greater than or equal to 45s, switching the state machine from the starting state to the running state; and if the WDI signal is not detected when the starting time reaches 65s, switching the state machine from the starting state to the power-down state, at the moment, the CPLD outputting a 2s power-down signal to control other parts to be powered down, and then the state machine returning to the initial state. The finite-state machine is used for dividing system operation into an initial state, a starting state, an operation state and a power-down state,and the system operation</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191227&DB=EPODOC&CC=CN&NR=110619203A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191227&DB=EPODOC&CC=CN&NR=110619203A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANG QIXIANG</creatorcontrib><title>Logic watchdog implementation method based on finite-state machine</title><description>The invention discloses a logic watchdog implementation method based on a finite-state machine, and the method comprises the following steps: a last-stage power supply of a single board being successfully powered on at 1.0 V, the state machine being switched from an initial state to a starting state, and starting a timer to start counting at the same time; when the CPLD detects the WDI output by the processor and the starting time is greater than or equal to 45s, switching the state machine from the starting state to the running state; and if the WDI signal is not detected when the starting time reaches 65s, switching the state machine from the starting state to the power-down state, at the moment, the CPLD outputting a 2s power-down signal to control other parts to be powered down, and then the state machine returning to the initial state. The finite-state machine is used for dividing system operation into an initial state, a starting state, an operation state and a power-down state,and the system operation</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDyyU_PTFYoTyxJzkjJT1fIzC3ISc1NzStJLMnMz1PITS3JyE9RSEosTk1RAPLTMvMyS1J1i4HSqQq5ickZmXmpPAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7Uk3tnP0NDAzNDSyMDY0ZgYNQBR-jIb</recordid><startdate>20191227</startdate><enddate>20191227</enddate><creator>TANG QIXIANG</creator><scope>EVB</scope></search><sort><creationdate>20191227</creationdate><title>Logic watchdog implementation method based on finite-state machine</title><author>TANG QIXIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN110619203A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TANG QIXIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANG QIXIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Logic watchdog implementation method based on finite-state machine</title><date>2019-12-27</date><risdate>2019</risdate><abstract>The invention discloses a logic watchdog implementation method based on a finite-state machine, and the method comprises the following steps: a last-stage power supply of a single board being successfully powered on at 1.0 V, the state machine being switched from an initial state to a starting state, and starting a timer to start counting at the same time; when the CPLD detects the WDI output by the processor and the starting time is greater than or equal to 45s, switching the state machine from the starting state to the running state; and if the WDI signal is not detected when the starting time reaches 65s, switching the state machine from the starting state to the power-down state, at the moment, the CPLD outputting a 2s power-down signal to control other parts to be powered down, and then the state machine returning to the initial state. The finite-state machine is used for dividing system operation into an initial state, a starting state, an operation state and a power-down state,and the system operation</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN110619203A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Logic watchdog implementation method based on finite-state machine |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T05%3A21%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANG%20QIXIANG&rft.date=2019-12-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN110619203A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |