testing device for a memory chip in a hybrid circuit
The invention provides a testing device for a memory chip in a hybrid circuit. capable of achieving fault positioning and diagnosis at the same time; The device comprises a built-in self-test circuitand a bus multiplexing circuit. The built-in self-test circuit and the bus multiplexing circuit are a...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!