GATE DRIVING CIRCUIT AND DISPLAY DEVICE COMPRISING THE SAME

A gate driving circuit includes a plurality of stages sequentially connected to one another. The plurality of stages each includes an output unit for outputting a first clock signal as a gate output voltage in response to a voltage of a Q node and a voltage of a QB node; a first node controller conf...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE SE EUNG, PARK CHAN SOO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A gate driving circuit includes a plurality of stages sequentially connected to one another. The plurality of stages each includes an output unit for outputting a first clock signal as a gate output voltage in response to a voltage of a Q node and a voltage of a QB node; a first node controller configured to charge the voltage of the Q node in response to the gate output voltage from a previous stage; a second node controller configured to charge the voltage of the QB node in response to a second clock signal having a different phase from the first clock signal; a first node stabilizer configured to block a leakage current path of the Q node when the second clock signal is not applied; and a second node stabilizer configured to block a leakage current path of the QB node when the second clock signal is not applied. 本申请涉及栅极驱动电路以及包括该栅极驱动电路的显示装置。栅极驱动电路可以包括依赖地彼此连接的多个级。多个级中的每个级可以包括:输出单元,用于响应于Q节点的电压和QB节点的电压而输出作为栅极输出电压的第一时钟信号;第一节点控制器,用于响应于来自前一级的输出信号而对Q节点的电压进行充电;第二节点控制器,用于响应于具有与第一时钟信号不同相位的第二时钟信号而对QB节点的电压进行充电;第一节点稳定器,