HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION

A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LAZAROV KALIN VALERIEV, XIAO ZHIMING, VAN DUYNE STEPHEN TODD
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LAZAROV KALIN VALERIEV
XIAO ZHIMING
VAN DUYNE STEPHEN TODD
description A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched loadmay be on the same chip. 缓冲系统可以具有用于驱动切换负载的输出,该切换负载在由切换信号指示的时段期间改变。当所述切换信号表示通过比较指示所述缓冲系统的输出的信号与参考电压没有发生负载变化时,缓冲系统可以以闭环操作。当所述切换信号表示通过不比较指示所述缓冲系统的输出的信号与参考电压发生负载变化时,缓冲系统可以以开环操作。缓冲系统和切换负载都可以在同一芯片上。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN109710561A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN109710561A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN109710561A3</originalsourceid><addsrcrecordid>eNrjZHDw8HT3UAgOcHV1UfD303X28AxQCAhydfYM9vT3U3AKdXNzDVII9wwBqgGSzh6uLro-_o4uCkGuXq7OIUA1PAysaYk5xam8UJqbQdHNFahQN7UgPz61uCAxOTUvtSTe2c_QwNLc0MDUzNDRmBg1AI2mKm8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION</title><source>esp@cenet</source><creator>LAZAROV KALIN VALERIEV ; XIAO ZHIMING ; VAN DUYNE STEPHEN TODD</creator><creatorcontrib>LAZAROV KALIN VALERIEV ; XIAO ZHIMING ; VAN DUYNE STEPHEN TODD</creatorcontrib><description>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched loadmay be on the same chip. 缓冲系统可以具有用于驱动切换负载的输出,该切换负载在由切换信号指示的时段期间改变。当所述切换信号表示通过比较指示所述缓冲系统的输出的信号与参考电压没有发生负载变化时,缓冲系统可以以闭环操作。当所述切换信号表示通过不比较指示所述缓冲系统的输出的信号与参考电压发生负载变化时,缓冲系统可以以开环操作。缓冲系统和切换负载都可以在同一芯片上。</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190503&amp;DB=EPODOC&amp;CC=CN&amp;NR=109710561A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190503&amp;DB=EPODOC&amp;CC=CN&amp;NR=109710561A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LAZAROV KALIN VALERIEV</creatorcontrib><creatorcontrib>XIAO ZHIMING</creatorcontrib><creatorcontrib>VAN DUYNE STEPHEN TODD</creatorcontrib><title>HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION</title><description>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched loadmay be on the same chip. 缓冲系统可以具有用于驱动切换负载的输出,该切换负载在由切换信号指示的时段期间改变。当所述切换信号表示通过比较指示所述缓冲系统的输出的信号与参考电压没有发生负载变化时,缓冲系统可以以闭环操作。当所述切换信号表示通过不比较指示所述缓冲系统的输出的信号与参考电压发生负载变化时,缓冲系统可以以开环操作。缓冲系统和切换负载都可以在同一芯片上。</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDw8HT3UAgOcHV1UfD303X28AxQCAhydfYM9vT3U3AKdXNzDVII9wwBqgGSzh6uLro-_o4uCkGuXq7OIUA1PAysaYk5xam8UJqbQdHNFahQN7UgPz61uCAxOTUvtSTe2c_QwNLc0MDUzNDRmBg1AI2mKm8</recordid><startdate>20190503</startdate><enddate>20190503</enddate><creator>LAZAROV KALIN VALERIEV</creator><creator>XIAO ZHIMING</creator><creator>VAN DUYNE STEPHEN TODD</creator><scope>EVB</scope></search><sort><creationdate>20190503</creationdate><title>HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION</title><author>LAZAROV KALIN VALERIEV ; XIAO ZHIMING ; VAN DUYNE STEPHEN TODD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN109710561A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LAZAROV KALIN VALERIEV</creatorcontrib><creatorcontrib>XIAO ZHIMING</creatorcontrib><creatorcontrib>VAN DUYNE STEPHEN TODD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LAZAROV KALIN VALERIEV</au><au>XIAO ZHIMING</au><au>VAN DUYNE STEPHEN TODD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION</title><date>2019-05-03</date><risdate>2019</risdate><abstract>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched loadmay be on the same chip. 缓冲系统可以具有用于驱动切换负载的输出,该切换负载在由切换信号指示的时段期间改变。当所述切换信号表示通过比较指示所述缓冲系统的输出的信号与参考电压没有发生负载变化时,缓冲系统可以以闭环操作。当所述切换信号表示通过不比较指示所述缓冲系统的输出的信号与参考电压发生负载变化时,缓冲系统可以以开环操作。缓冲系统和切换负载都可以在同一芯片上。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN109710561A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title HIGH SPEED ON-CHIP PRECISION BUFFER WITH SWITCHED-LOAD REJECTION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T07%3A51%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LAZAROV%20KALIN%20VALERIEV&rft.date=2019-05-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN109710561A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true