Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process
The invention relates to a method and structure that prevent thermal expansion-caused distortions in a printed circuit board (PCB) and wafer jointing process; the method comprises the following steps:A, preparing a wafer, gluing the bottom of the wafer on a first gluing sheet; B, attaching a PCB on...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YE XIUHUI |
| description | The invention relates to a method and structure that prevent thermal expansion-caused distortions in a printed circuit board (PCB) and wafer jointing process; the method comprises the following steps:A, preparing a wafer, gluing the bottom of the wafer on a first gluing sheet; B, attaching a PCB on one side, different from the first gluing sheet, of the wafer; C, placing said structure on a toolframe, forming a central hole in the tool frame center, enabling the first gluing sheet to extend to the periphery of the top surface of the central hole, thus attaching the whole structure on the tool frame; D, using a lift tool to lift from a position below the central hole toward the center of the first gluing sheet, wherein the contact area between the lift tool and the first gluing sheet is greater than the bottom area of the wafer; using the support force of the first gluing sheet to strut the wafer and the PCB attached thereon; E, using a cutter to cut the wafer periphery on the first gluing sheet.
种用于防止印刷电路板及晶圆 |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN108807201A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN108807201A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN108807201A3</originalsourceid><addsrcrecordid>eNqNzDELwjAQBeAuDqL-h3PTodDqYFctiovi4F7O5GojNQm5i7r51w3iD3B6vMfHG2bvA0nnNKDVwBKikhgIpEMBH-hBVlKhcMce6OXRsnE2VxiZNGjD4oKkBYxN3FhJqzJBRSNwcRg0zE71Zv59f2JLAW4uKWOviTtFzONs0GLPNPnlKJvutud6n5N3DbFHRZakqY9lUVXFalGU6-U_5gMQdUjg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process</title><source>esp@cenet</source><creator>YE XIUHUI</creator><creatorcontrib>YE XIUHUI</creatorcontrib><description>The invention relates to a method and structure that prevent thermal expansion-caused distortions in a printed circuit board (PCB) and wafer jointing process; the method comprises the following steps:A, preparing a wafer, gluing the bottom of the wafer on a first gluing sheet; B, attaching a PCB on one side, different from the first gluing sheet, of the wafer; C, placing said structure on a toolframe, forming a central hole in the tool frame center, enabling the first gluing sheet to extend to the periphery of the top surface of the central hole, thus attaching the whole structure on the tool frame; D, using a lift tool to lift from a position below the central hole toward the center of the first gluing sheet, wherein the contact area between the lift tool and the first gluing sheet is greater than the bottom area of the wafer; using the support force of the first gluing sheet to strut the wafer and the PCB attached thereon; E, using a cutter to cut the wafer periphery on the first gluing sheet.
种用于防止印刷电路板及晶圆</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181113&DB=EPODOC&CC=CN&NR=108807201A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181113&DB=EPODOC&CC=CN&NR=108807201A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YE XIUHUI</creatorcontrib><title>Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process</title><description>The invention relates to a method and structure that prevent thermal expansion-caused distortions in a printed circuit board (PCB) and wafer jointing process; the method comprises the following steps:A, preparing a wafer, gluing the bottom of the wafer on a first gluing sheet; B, attaching a PCB on one side, different from the first gluing sheet, of the wafer; C, placing said structure on a toolframe, forming a central hole in the tool frame center, enabling the first gluing sheet to extend to the periphery of the top surface of the central hole, thus attaching the whole structure on the tool frame; D, using a lift tool to lift from a position below the central hole toward the center of the first gluing sheet, wherein the contact area between the lift tool and the first gluing sheet is greater than the bottom area of the wafer; using the support force of the first gluing sheet to strut the wafer and the PCB attached thereon; E, using a cutter to cut the wafer periphery on the first gluing sheet.
种用于防止印刷电路板及晶圆</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzDELwjAQBeAuDqL-h3PTodDqYFctiovi4F7O5GojNQm5i7r51w3iD3B6vMfHG2bvA0nnNKDVwBKikhgIpEMBH-hBVlKhcMce6OXRsnE2VxiZNGjD4oKkBYxN3FhJqzJBRSNwcRg0zE71Zv59f2JLAW4uKWOviTtFzONs0GLPNPnlKJvutud6n5N3DbFHRZakqY9lUVXFalGU6-U_5gMQdUjg</recordid><startdate>20181113</startdate><enddate>20181113</enddate><creator>YE XIUHUI</creator><scope>EVB</scope></search><sort><creationdate>20181113</creationdate><title>Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process</title><author>YE XIUHUI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN108807201A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YE XIUHUI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YE XIUHUI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process</title><date>2018-11-13</date><risdate>2018</risdate><abstract>The invention relates to a method and structure that prevent thermal expansion-caused distortions in a printed circuit board (PCB) and wafer jointing process; the method comprises the following steps:A, preparing a wafer, gluing the bottom of the wafer on a first gluing sheet; B, attaching a PCB on one side, different from the first gluing sheet, of the wafer; C, placing said structure on a toolframe, forming a central hole in the tool frame center, enabling the first gluing sheet to extend to the periphery of the top surface of the central hole, thus attaching the whole structure on the tool frame; D, using a lift tool to lift from a position below the central hole toward the center of the first gluing sheet, wherein the contact area between the lift tool and the first gluing sheet is greater than the bottom area of the wafer; using the support force of the first gluing sheet to strut the wafer and the PCB attached thereon; E, using a cutter to cut the wafer periphery on the first gluing sheet.
种用于防止印刷电路板及晶圆</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN108807201A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | Method and structure that prevent thermal expansion-caused distortion in printed circuit board (PCB) and wafer jointing process |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T20%3A27%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YE%20XIUHUI&rft.date=2018-11-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN108807201A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |