Boolean logic in a state machine lattice

Boolean logic in a state machine lattice

The application relates to a boolean logic in a state machine lattice. Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic fu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NOYES HAROLD B, GLENDENNING PAUL, BROWN DAVID R, XU IRENE J
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NOYES HAROLD B
GLENDENNING PAUL
BROWN DAVID R
XU IRENE J
description The application relates to a boolean logic in a state machine lattice. Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Booleanlogic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell(58B) also includes an end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B). 本申请涉及状态机晶格中的布尔逻辑。在个实施例中揭示若干方法及装置，其中存在种包含有限状态机晶格(30)的装置。所述晶格(30)可包含可经编程以对数据流执行各种逻辑函数的可编程布尔逻辑单元(58B)。所述可编程性包含到所述布尔逻辑单元(58B)的第输入的反相、所述布尔逻辑单元(58B)的最后输出的反相及"与"门或者"或"门作为所述布尔逻辑单元(58B)的最终输出的选择。所述布尔逻辑单元(58B)还包含经配置以致使所述布尔逻辑单元
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN108256164A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN108256164A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN108256164A3</originalsourceid><addsrcrecordid>eNrjZNBwys_PSU3MU8jJT89MVsjMU0hUKC5JLElVyE1MzsjMS1XISSwpyUxO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgYWRqZmhmYmjsbEqAEAjEAnsw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Boolean logic in a state machine lattice</title><source>esp@cenet</source><creator>NOYES HAROLD B ; GLENDENNING PAUL ; BROWN DAVID R ; XU IRENE J</creator><creatorcontrib>NOYES HAROLD B ; GLENDENNING PAUL ; BROWN DAVID R ; XU IRENE J</creatorcontrib><description>The application relates to a boolean logic in a state machine lattice. Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Booleanlogic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell(58B) also includes an end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B). 本申请涉及状态机晶格中的布尔逻辑。在个实施例中揭示若干方法及装置，其中存在种包含有限状态机晶格(30)的装置。所述晶格(30)可包含可经编程以对数据流执行各种逻辑函数的可编程布尔逻辑单元(58B)。所述可编程性包含到所述布尔逻辑单元(58B)的第输入的反相、所述布尔逻辑单元(58B)的最后输出的反相及"与"门或者"或"门作为所述布尔逻辑单元(58B)的最终输出的选择。所述布尔逻辑单元(58B)还包含经配置以致使所述布尔逻辑单元</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180706&amp;DB=EPODOC&amp;CC=CN&amp;NR=108256164A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180706&amp;DB=EPODOC&amp;CC=CN&amp;NR=108256164A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NOYES HAROLD B</creatorcontrib><creatorcontrib>GLENDENNING PAUL</creatorcontrib><creatorcontrib>BROWN DAVID R</creatorcontrib><creatorcontrib>XU IRENE J</creatorcontrib><title>Boolean logic in a state machine lattice</title><description>The application relates to a boolean logic in a state machine lattice. Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Booleanlogic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell(58B) also includes an end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B). 本申请涉及状态机晶格中的布尔逻辑。在个实施例中揭示若干方法及装置，其中存在种包含有限状态机晶格(30)的装置。所述晶格(30)可包含可经编程以对数据流执行各种逻辑函数的可编程布尔逻辑单元(58B)。所述可编程性包含到所述布尔逻辑单元(58B)的第输入的反相、所述布尔逻辑单元(58B)的最后输出的反相及"与"门或者"或"门作为所述布尔逻辑单元(58B)的最终输出的选择。所述布尔逻辑单元(58B)还包含经配置以致使所述布尔逻辑单元</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBwys_PSU3MU8jJT89MVsjMU0hUKC5JLElVyE1MzsjMS1XISSwpyUxO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgYWRqZmhmYmjsbEqAEAjEAnsw</recordid><startdate>20180706</startdate><enddate>20180706</enddate><creator>NOYES HAROLD B</creator><creator>GLENDENNING PAUL</creator><creator>BROWN DAVID R</creator><creator>XU IRENE J</creator><scope>EVB</scope></search><sort><creationdate>20180706</creationdate><title>Boolean logic in a state machine lattice</title><author>NOYES HAROLD B ; GLENDENNING PAUL ; BROWN DAVID R ; XU IRENE J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN108256164A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>NOYES HAROLD B</creatorcontrib><creatorcontrib>GLENDENNING PAUL</creatorcontrib><creatorcontrib>BROWN DAVID R</creatorcontrib><creatorcontrib>XU IRENE J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NOYES HAROLD B</au><au>GLENDENNING PAUL</au><au>BROWN DAVID R</au><au>XU IRENE J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Boolean logic in a state machine lattice</title><date>2018-07-06</date><risdate>2018</risdate><abstract>The application relates to a boolean logic in a state machine lattice. Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Booleanlogic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell(58B) also includes an end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B). 本申请涉及状态机晶格中的布尔逻辑。在个实施例中揭示若干方法及装置，其中存在种包含有限状态机晶格(30)的装置。所述晶格(30)可包含可经编程以对数据流执行各种逻辑函数的可编程布尔逻辑单元(58B)。所述可编程性包含到所述布尔逻辑单元(58B)的第输入的反相、所述布尔逻辑单元(58B)的最后输出的反相及"与"门或者"或"门作为所述布尔逻辑单元(58B)的最终输出的选择。所述布尔逻辑单元(58B)还包含经配置以致使所述布尔逻辑单元</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN108256164A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
title Boolean logic in a state machine lattice
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T01%3A39%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NOYES%20HAROLD%20B&rft.date=2018-07-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN108256164A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true