Soft reboot circuit with battery route for data acquisition system

The invention discloses a soft reboot circuit with a battery route for a data acquisition system. The soft reboot circuit comprises a keying circuit, a CPU (central processing unit), a switching powersupply, an FPGA (field programmable gate array) watchdog circuit, a three-state gate buffer, a batte...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	LAN YONGXIANG, WU DAXIN, ZHANG JUNQIN
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING CONTROL OR REGULATING SYSTEMS IN GENERAL CONTROLLING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY FUNCTIONAL ELEMENTS OF SUCH SYSTEMS MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS PHYSICS PULSE TECHNIQUE REGULATING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	The invention discloses a soft reboot circuit with a battery route for a data acquisition system. The soft reboot circuit comprises a keying circuit, a CPU (central processing unit), a switching powersupply, an FPGA (field programmable gate array) watchdog circuit, a three-state gate buffer, a battery and a PMOS (P-channel metal oxide semiconductor) tube power supply switching circuit. A power switching module is used for switching commercial power supply and battery power supply, the keying circuit is used for system reboot, CPU reboot signal detection and FPGA reboot signal detection, a PMOS tube switch enable circuit is used for controlling enable of the PMOS tube power supply switching circuit, the FPGA watchdog circuit is used for transmitting reboot signals when system errors occur,and the CPU is used for controlling system reboot and shutdown. Hardware is matched with software, a soft reboot system can take effects when being pressed for 2 seconds, and the possibility of misoperation is greatly reduced