D flip-flop
The invention provides a D flip-flop. The D flip-flop comprises a combinational logical structure used for remaining a high potential of an internal clock signal unchanged and remaining a low potential of an inversion signal of the internal clock signal unchanged when the potential of a data signal...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YU JIANGHUA HOU KAIHUA CHEN ZHIQIANG CHEN NAIXIA ZHANG FENGJUAN |
| description | The invention provides a D flip-flop. The D flip-flop comprises a combinational logical structure used for remaining a high potential of an internal clock signal unchanged and remaining a low potential of an inversion signal of the internal clock signal unchanged when the potential of a data signal and an output signal is the same, and making the internal clock signal change with an external clock signal when the potential of the data signal and the output signal is different; an internal clock control structure, which is connected with the combinational logical structure and used for transmitting the data signal and an inversion signal of the data signal; a differential structure, which is connected with the internal clock control structure and used for compensating a threshold loss caused by high level transmission of an NMOS transistor; a latch structure, which is connected with the internal clock control structure and used for caching the output signal and an inversion signal of the output signal; and an |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN107528566A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN107528566A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN107528566A3</originalsourceid><addsrcrecordid>eNrjZOB2UUjLySzQTcvJL-BhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYG5qZGFqZmZo7GxKgBALvzHO8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>D flip-flop</title><source>esp@cenet</source><creator>YU JIANGHUA ; HOU KAIHUA ; CHEN ZHIQIANG ; CHEN NAIXIA ; ZHANG FENGJUAN</creator><creatorcontrib>YU JIANGHUA ; HOU KAIHUA ; CHEN ZHIQIANG ; CHEN NAIXIA ; ZHANG FENGJUAN</creatorcontrib><description>The invention provides a D flip-flop. The D flip-flop comprises a combinational logical structure used for remaining a high potential of an internal clock signal unchanged and remaining a low potential of an inversion signal of the internal clock signal unchanged when the potential of a data signal and an output signal is the same, and making the internal clock signal change with an external clock signal when the potential of the data signal and the output signal is different; an internal clock control structure, which is connected with the combinational logical structure and used for transmitting the data signal and an inversion signal of the data signal; a differential structure, which is connected with the internal clock control structure and used for compensating a threshold loss caused by high level transmission of an NMOS transistor; a latch structure, which is connected with the internal clock control structure and used for caching the output signal and an inversion signal of the output signal; and an</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171229&DB=EPODOC&CC=CN&NR=107528566A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171229&DB=EPODOC&CC=CN&NR=107528566A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YU JIANGHUA</creatorcontrib><creatorcontrib>HOU KAIHUA</creatorcontrib><creatorcontrib>CHEN ZHIQIANG</creatorcontrib><creatorcontrib>CHEN NAIXIA</creatorcontrib><creatorcontrib>ZHANG FENGJUAN</creatorcontrib><title>D flip-flop</title><description>The invention provides a D flip-flop. The D flip-flop comprises a combinational logical structure used for remaining a high potential of an internal clock signal unchanged and remaining a low potential of an inversion signal of the internal clock signal unchanged when the potential of a data signal and an output signal is the same, and making the internal clock signal change with an external clock signal when the potential of the data signal and the output signal is different; an internal clock control structure, which is connected with the combinational logical structure and used for transmitting the data signal and an inversion signal of the data signal; a differential structure, which is connected with the internal clock control structure and used for compensating a threshold loss caused by high level transmission of an NMOS transistor; a latch structure, which is connected with the internal clock control structure and used for caching the output signal and an inversion signal of the output signal; and an</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOB2UUjLySzQTcvJL-BhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfHOfoYG5qZGFqZmZo7GxKgBALvzHO8</recordid><startdate>20171229</startdate><enddate>20171229</enddate><creator>YU JIANGHUA</creator><creator>HOU KAIHUA</creator><creator>CHEN ZHIQIANG</creator><creator>CHEN NAIXIA</creator><creator>ZHANG FENGJUAN</creator><scope>EVB</scope></search><sort><creationdate>20171229</creationdate><title>D flip-flop</title><author>YU JIANGHUA ; HOU KAIHUA ; CHEN ZHIQIANG ; CHEN NAIXIA ; ZHANG FENGJUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN107528566A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>YU JIANGHUA</creatorcontrib><creatorcontrib>HOU KAIHUA</creatorcontrib><creatorcontrib>CHEN ZHIQIANG</creatorcontrib><creatorcontrib>CHEN NAIXIA</creatorcontrib><creatorcontrib>ZHANG FENGJUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YU JIANGHUA</au><au>HOU KAIHUA</au><au>CHEN ZHIQIANG</au><au>CHEN NAIXIA</au><au>ZHANG FENGJUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>D flip-flop</title><date>2017-12-29</date><risdate>2017</risdate><abstract>The invention provides a D flip-flop. The D flip-flop comprises a combinational logical structure used for remaining a high potential of an internal clock signal unchanged and remaining a low potential of an inversion signal of the internal clock signal unchanged when the potential of a data signal and an output signal is the same, and making the internal clock signal change with an external clock signal when the potential of the data signal and the output signal is different; an internal clock control structure, which is connected with the combinational logical structure and used for transmitting the data signal and an inversion signal of the data signal; a differential structure, which is connected with the internal clock control structure and used for compensating a threshold loss caused by high level transmission of an NMOS transistor; a latch structure, which is connected with the internal clock control structure and used for caching the output signal and an inversion signal of the output signal; and an</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_CN107528566A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | D flip-flop |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T20%3A45%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YU%20JIANGHUA&rft.date=2017-12-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN107528566A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |