Inter-network data header compression realization method
The present invention relates to an inter-network data header compression realization method. According to the method, two embedded ARM (Acorn RISC Machine) processors are adopted as a hardware basis, and the kinds of hardware are designed into gateways in different network domains by means of gatew...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The present invention relates to an inter-network data header compression realization method. According to the method, two embedded ARM (Acorn RISC Machine) processors are adopted as a hardware basis, and the kinds of hardware are designed into gateways in different network domains by means of gateway data forwarding; a multi-processing mechanism is adopted to perform classification processing on the different data packet types of the different gateways; and a network address and physical address mapping method is adopted to achieve host communication between different local area networks. The inter-network data header compression method can be applied to an OSI (Open System Interconnection) seven-layer model-based network protocol. Different from a traditional a third-layer switching technology, the inter-network data header compression method of the present invention uses the network address and physical address mapping method in the ARP (Address Resolution Protocol) technology to process the data packets o |
---|