Packaging structure

A packaging structure comprises a substrate having a plurality of conductive traces and electronic elements located on a portion of the conductive traces through a plurality of conductive bumps, wherein an end surface of at least one of the conductive bumps has a long axis and a short axis which are...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN PEI-LIN, TSAI KUOING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN PEI-LIN
TSAI KUOING
description A packaging structure comprises a substrate having a plurality of conductive traces and electronic elements located on a portion of the conductive traces through a plurality of conductive bumps, wherein an end surface of at least one of the conductive bumps has a long axis and a short axis which are orthogonal, and the long axis is deflected through an angle relative to an extension direction of the conductive traces so as to reduce the amount of a solder material for bonding the conductive bumps and the conductive traces, to prevent bridge connection of two adjacent conductive traces, and to prevent lack of solder. 种封装结构,包括具有多个导电迹线的基板以及通过多个导电凸块设于部分该导电迹线上的电子元件,其中至少该导电凸块的端面具有垂直相交的长轴与短轴,且该长轴相对该导电迹线的延伸方向偏转角度,藉以减少用以结合该导电凸块与导电迹线的焊锡材的用量,而避免相邻的两导电迹线发生桥接,且能避免虚焊的情况发生。
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_CN107123629A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>CN107123629A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_CN107123629A3</originalsourceid><addsrcrecordid>eNrjZBAOSEzOTkzPzEtXKC4pKk0uKS1K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgbmhkbGZkaWjsbEqAEANC8gjg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Packaging structure</title><source>esp@cenet</source><creator>CHEN PEI-LIN ; TSAI KUOING</creator><creatorcontrib>CHEN PEI-LIN ; TSAI KUOING</creatorcontrib><description>A packaging structure comprises a substrate having a plurality of conductive traces and electronic elements located on a portion of the conductive traces through a plurality of conductive bumps, wherein an end surface of at least one of the conductive bumps has a long axis and a short axis which are orthogonal, and the long axis is deflected through an angle relative to an extension direction of the conductive traces so as to reduce the amount of a solder material for bonding the conductive bumps and the conductive traces, to prevent bridge connection of two adjacent conductive traces, and to prevent lack of solder. 种封装结构,包括具有多个导电迹线的基板以及通过多个导电凸块设于部分该导电迹线上的电子元件,其中至少该导电凸块的端面具有垂直相交的长轴与短轴,且该长轴相对该导电迹线的延伸方向偏转角度,藉以减少用以结合该导电凸块与导电迹线的焊锡材的用量,而避免相邻的两导电迹线发生桥接,且能避免虚焊的情况发生。</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170901&amp;DB=EPODOC&amp;CC=CN&amp;NR=107123629A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170901&amp;DB=EPODOC&amp;CC=CN&amp;NR=107123629A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN PEI-LIN</creatorcontrib><creatorcontrib>TSAI KUOING</creatorcontrib><title>Packaging structure</title><description>A packaging structure comprises a substrate having a plurality of conductive traces and electronic elements located on a portion of the conductive traces through a plurality of conductive bumps, wherein an end surface of at least one of the conductive bumps has a long axis and a short axis which are orthogonal, and the long axis is deflected through an angle relative to an extension direction of the conductive traces so as to reduce the amount of a solder material for bonding the conductive bumps and the conductive traces, to prevent bridge connection of two adjacent conductive traces, and to prevent lack of solder. 种封装结构,包括具有多个导电迹线的基板以及通过多个导电凸块设于部分该导电迹线上的电子元件,其中至少该导电凸块的端面具有垂直相交的长轴与短轴,且该长轴相对该导电迹线的延伸方向偏转角度,藉以减少用以结合该导电凸块与导电迹线的焊锡材的用量,而避免相邻的两导电迹线发生桥接,且能避免虚焊的情况发生。</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAOSEzOTkzPzEtXKC4pKk0uKS1K5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8c5-hgbmhkbGZkaWjsbEqAEANC8gjg</recordid><startdate>20170901</startdate><enddate>20170901</enddate><creator>CHEN PEI-LIN</creator><creator>TSAI KUOING</creator><scope>EVB</scope></search><sort><creationdate>20170901</creationdate><title>Packaging structure</title><author>CHEN PEI-LIN ; TSAI KUOING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_CN107123629A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN PEI-LIN</creatorcontrib><creatorcontrib>TSAI KUOING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN PEI-LIN</au><au>TSAI KUOING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Packaging structure</title><date>2017-09-01</date><risdate>2017</risdate><abstract>A packaging structure comprises a substrate having a plurality of conductive traces and electronic elements located on a portion of the conductive traces through a plurality of conductive bumps, wherein an end surface of at least one of the conductive bumps has a long axis and a short axis which are orthogonal, and the long axis is deflected through an angle relative to an extension direction of the conductive traces so as to reduce the amount of a solder material for bonding the conductive bumps and the conductive traces, to prevent bridge connection of two adjacent conductive traces, and to prevent lack of solder. 种封装结构,包括具有多个导电迹线的基板以及通过多个导电凸块设于部分该导电迹线上的电子元件,其中至少该导电凸块的端面具有垂直相交的长轴与短轴,且该长轴相对该导电迹线的延伸方向偏转角度,藉以减少用以结合该导电凸块与导电迹线的焊锡材的用量,而避免相邻的两导电迹线发生桥接,且能避免虚焊的情况发生。</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_CN107123629A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Packaging structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A24%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN%20PEI-LIN&rft.date=2017-09-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ECN107123629A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true